Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
2.5D 3D 20nm 28nm Altera Analog Android Apple ARM ARM architecture ASIC Cadence Cortex-A15 Cortex-M0 DAC Dave Jones EDA EDPS FinFET Flash FPGA Freescale Freescale Semiconductor GlobalFoundries IBM Intel iPhone Jim Hogan Linux Low Power microcontroller Micron Microsoft Mixed Signal Nvidia Qualcomm Samsung SDRAM SoC STMicroelectronics Texas Instruments TSMC USB verification XilinxTop Posts
- 39 low-cost boards for embedded Linux application development starting with Raspberry Pi. Want the list?
- Friday Video: Two more low-cost, ARM-based, embedded-Linux development boards from ODROID and Google
- Nvidia Tegra 3 based on five ARM Cortex-A9 cores is mobile processor of the year declares Microprocessor Report
- 3D Thursday: Altera adds Avago MicroPOD optical interconnects to FPGA package to handle bidirectional 100Gbps Ethernet
- Collaboration is key to making DFM work at 28nm and below
- How about a quick and easy guide to ARM Cortex processor cores? Got one for you from ARM TechCon 2011
- Want a peek at a possible Qualcomm 3D IC roadmap?
- 3D Thursday: Micron to present Hybrid Memory Cube status at EDPS in Monterey, April 6—there’s a lot of news
- ARM drops Cortex-A7 core on unsuspecting market, devastates low-power SoC and application-processor landscapes. What’s it all mean?
- Xilinx 28nm low-power SoC design class, part 2: Process Technology
Download the EDA360 Vision Paper here:
Category Archives: 65nm
Moore’s Law: Wanted, Dead or Alive
Moore’s Law is not dead but the vital signs have clearly changed. That was the key message I heard from Dr. Subramanian Iyer, Fellow and Chief Technologist at the IBM Systems & Technology Group, during the GSA Silicon Summit held … Continue reading
Freescale demonstrates first-pass Kinetis L silicon at Design West (The conference formerly known as the Embedded Systems Conference)
Two weeks ago, ARM introduced its new low-end Cortex-M0+ 32-bit processor core. At the same time, Freescale announced that it was planning on introducing a new line of Kinetis “L” low-power microcontrollers based on the ARM Cortex-M0+ processor. (See “How … Continue reading
Posted in 65nm, AMS, ARM, Cortex-M0, EDA360, Firmware, Silicon Realization, SoC, SoC Realization
Tagged Cortex-M0, Freescale, Kinetis
Leave a comment
3D Thursday: How Xilinx developed a 2.5D strategy for making the world’s largest FPGA and what the company might do next with the technology
Two weeks ago, I moderated a 3D IC panel at the 9th International SoC Conference in Newport Beach, California. Last week, I wrote about the first two speakers. (See “3D Thursday: Where can you start with 3D?” and “3D Thursday: … Continue reading
Posted in 2.5D, 28nm, 3D, 65nm, Silicon Realization, SoC, SoC Realization, TSV
Tagged 2.5D, 2000T, FPGA, SerDes, Xilinx
2 Comments
ExtremeTech.com provides some lessons to be learned from the Google Nexus One smartphone’s system-level design and Android 4.0—Ice Cream Sandwich
Ryan Whitwam at ExtremeTech.com has written another insightful article on System Realization as it relates to the Google Nexus One smartphone’s supposed inability to run Ice Cream Sandwich (ICS), the latest and soon-to-be-introduced version of the Google Android OS. As … Continue reading
Posted in 65nm, Android, ARM, EDA360, Ice Cream Sandwich, SoC Realization, System Realization
Tagged Android, Google, Ice Cream Sandwich, Nexus One, Qualcomm, Snapdragon
Leave a comment
3D Thursday: Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (UPDATED!)
Tuesday, Xilinx announced that it is shipping Virtex-7 2000T FPGAs to customers. This is one monster FPGA. Its 6.8 billion transistors deliver 1,954,560 logic cells, 21.55 Mbits of distributed SRAM, 2160 DSP slices, 46,512Kbits of block RAM, four PCIe ports, … Continue reading
Posted in 28nm, 3D, 65nm, EDA360, Silicon Realization, SoC, SoC Realization, System Realization
Tagged 2.5D, 3D, Amkor, FPGA, TSMC, Virtex, Xilinx
Leave a comment
Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (PREVIEW!)
Xilinx announced today that it is shipping Virtex-7 2000T FPGAs to customers. This is one monster FPGA. Its 6.8 billion transistors deliver 1,954,560 logic cells, 21.55 Mbits of distributed SRAM, 2160 DSP slices, 46,512Kbits of block RAM, four PCIe ports, … Continue reading
Posted in 28nm, 3D, 65nm, EDA360, Silicon Realization, SoC, SoC Realization, System Realization, TSV
Tagged 2.5D, 3D, Amkor, FPGA, TSMC, Xilinx
Leave a comment
Where’s the sweet spot for IC process technology right now? Semico has an answer
Semico just released its latest wafer demand report for 2011 and the top-line conclusion isn’t wonderful but it’s not horrible either. Unit sales and wafer demand in the electronics industry will be up for the year but falling ASPs mean … Continue reading
Experimental , ultra-low-power 1.2V, 65nm SoC from ST and MIT operates at 82.5MHz (!) maximum, 540KHz at 0.54V
Last week, ST Microelectronics and MIT’s Microsystems Technology Laboratory announced the development of a low-power 65nm SoC that operates an on-chip microprocessor core at supply voltages as low as 0.54V and the on-chip SRAM with supply voltages as low as … Continue reading
Posted in 65nm, EDA360, Low Power, Silicon Realization, SoC, SoC Realization
Tagged Intel 4004, STMicroelectronics
Leave a comment
