Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
2.5D 3D 20nm 28nm Altera Analog Android Apple ARM ARM architecture ASIC Cadence Cortex-A15 Cortex-M0 DAC Dave Jones EDA EDPS FinFET Flash FPGA Freescale Freescale Semiconductor GlobalFoundries IBM Intel iPhone Jim Hogan Linux Low Power microcontroller Micron Microsoft Mixed Signal Nvidia Qualcomm Samsung SDRAM SoC STMicroelectronics Texas Instruments TSMC USB verification XilinxTop Posts
- 39 low-cost boards for embedded Linux application development starting with Raspberry Pi. Want the list?
- 3D Thursday: Power is a killer app for TI’s PowerStack 3D packaging—parasitics vanish
- Friday Video: Two more low-cost, ARM-based, embedded-Linux development boards from ODROID and Google
- How about a quick and easy guide to ARM Cortex processor cores? Got one for you from ARM TechCon 2011
- Friday Video: Webcam + Open-source video code + Arduino Uno microcontroller board + pan/tilt servo make automated face-tracker, prove the power of an apps-centric world
- 3D Thursday: More on the Xilinx Virtex 7 with 2.5D tiling. Wave of the future or stopgap measure?
- The DDR4 SDRAM spec and SoC design. What do we know now?
- ARM Cortex-A15—does this processor IP core need a new category…Superstar IP?
- Agilent knocks one out of the park with new, low-cost line of digital scopes—a very competitive entry into the low-end DSO market and a perfect example of EDA360 design using end-to-end design and apps.
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
Download the EDA360 Vision Paper here:
Tag Archives: Analog
Workshop on Analog and Mixed-Signal Design Automation: November 8 in Silicon Valley
A 1-day workshop on Analog and Mixed-Signal Design Automation will be held on November 8 in conjunction with ICCAD in Silicon Valley. It’s no secret that advanced-node process scaling makes all IC design more complex and more challenging—even more so … Continue reading
FREE Webinar on analog verification. Wednesday, May 9 at 9:00 am PST
Analog blocks are usually verified at the block level many things still go wrong with connectivity and control of the analog circuit at the SoC level. It’s not enough to integrate these analog blocks into digital simulations; you need to … Continue reading
Posted in Analog, EDA360, Mixed Signal, Silicon Realization, Verification
Tagged AMS, Analog, Mixed Signal, SV-AMS, SystemVerilog, verification
Leave a comment
3D Thursday: 3D ICs and analog chips. Where’s the match? Is there a match?
Dr. Venu Menon, VP of Analog Technology Development at TI, gave a deeply informative lunchtime keynote speech at this week’s ISQED Symposium. Most of Menon’s presentation discussed analog process technology: what’s important to analog chip design and manufacturing, what’s changed … Continue reading
Posted in 3D, EDA360, Silicon Realization
Tagged Analog, IC packaging, ISQED Symposium, TSV
Leave a comment
Free Webinar on December 8: Mixed-signal and low-power analysis and verification techniques
As the size and complexity of mixed-signal designs have grown, so has the verification task. Designers face the challenging task of verifying complex power, performance, and functionality specifications as well as validating analog and digital interactions over a broad range … Continue reading
Posted in AMS, EDA360, Silicon Realization, SoC, Verification
Tagged Analog, ASIC, Low Power, Mixed Signal
Leave a comment
Who else wants to overcome power-related IR-drop and electromigration challenges in mixed-signal ASIC designs?
How many times have you discovered unanticipated IR drop or electromigration problems in the power grids of your complex analog or mixed-signal ASIC? How easy was it to fix these problems? Virtually all modern IC and SoC designs include mixed … Continue reading
Posted in EDA360, Silicon Realization
Tagged Analog, ASIC, electromigration, IR drop, Mixed Signal
Leave a comment
Learn how an analog design flow can boost your IC design productivity…FREE (Breakfast and Lunch too!)
You’ve got just a few days only before the new series of free technical seminars on analog design flows for analog, mixed-signal, and custom designs can boost your team’s design productivity. The key to boosting design productivity is reducing design … Continue reading
Posted in Design Abstraction, Design Convergence, Design Intent, EDA360, Silicon Realization
Tagged Analog, Mixed Signal
Leave a comment
Triad Semi brews potent analog/digital/ARM-processor mixes with its via-programmable arrays
Real System Realization involves the delicate balancing of many factors including performance, power, and cost. Each of these factors consists of many subcomponents. For example, most performance requirements have mixed-signal aspects and include both digital and analog components. Triad Semiconductor … Continue reading
Posted in EDA360, Silicon Realization, SoC Realization, System Realization
Tagged Analog, ASIC, gate array, Triad, Triad Semiconductor
Leave a comment
Intel says Moore’s Law alive and well and living at 32nm
One of the really interesting presentations at least week’s 8th International SoC Conference in Irvine was from Dr Jeff Parkhurst, Research Programs Manager at Intel, who spoke on the topic of “Delivering Cost-effective SoC-Based Platform Solutions.” I found the presentation … Continue reading
Posted in EDA360, IP, Silicon Realization, SoC Realization
Tagged AMS, Analog, Mixed/Signal. Intel
Leave a comment
Free EDA Seminar Day: Analog, Mixed Signal, RF Silicon Realization, Simulation, Verification, Power. Bracknell, UK. November 17, 2010.
Ready to propel your analog, mixed-signal, and RF Silicon Realization efforts into the future? If you can manage to be in Bracknell, UK (just west of London on the M4) this November 17, you can brush up for a full … Continue reading
