Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
2.5D 3D 20nm 28nm Altera Analog Android Apple ARM ARM architecture ASIC Cadence Cortex-A15 Cortex-M0 DAC Dave Jones EDA EDPS FinFET Flash FPGA Freescale Freescale Semiconductor GlobalFoundries IBM Intel iPhone Jim Hogan Linux Low Power microcontroller Micron Microsoft Mixed Signal Nvidia Qualcomm Samsung SDRAM SoC STMicroelectronics Texas Instruments TSMC USB verification XilinxTop Posts
- 39 low-cost boards for embedded Linux application development starting with Raspberry Pi. Want the list?
- Nvidia Tegra 3 based on five ARM Cortex-A9 cores is mobile processor of the year declares Microprocessor Report
- Xilinx Zynq EPPs based on two ARM Cortex-A9s create a new category that fits in among SoCs, FPGAs, and microcontrollers
- How about a quick and easy guide to ARM Cortex processor cores? Got one for you from ARM TechCon 2011
- Raspberry Pi + Canon = Camera Pi: ARM 11 and Linux hack of a Canon 5D Mk II DSLR
- Freescale starts sampling $0.49 Kinetis L microcontrollers based on ARM Cortex-M0+ processor core
- EDA360 and the brand new Hewlett-Packard 15C Limited Edition RPN pocket scientific calculator
- Friday Video: Two more low-cost, ARM-based, embedded-Linux development boards from ODROID and Google
- 3D Thursday: 40G and 100G optical Ethernet—Killer 3D app? Perhaps. Compelling? Definitely.
- Collaboration is key to making DFM work at 28nm and below
Download the EDA360 Vision Paper here:
Tag Archives: Silicon Valley
Workshop on Analog and Mixed-Signal Design Automation: November 8 in Silicon Valley
A 1-day workshop on Analog and Mixed-Signal Design Automation will be held on November 8 in conjunction with ICCAD in Silicon Valley. It’s no secret that advanced-node process scaling makes all IC design more complex and more challenging—even more so … Continue reading
Want to hear EDA entrepreneur Jim Hogan grill a few EDA execs on October 17?
OK, the next installment of the Jim Hogan Emerging Companies jam session is scheduled for October 17 at Cadence Design Systems in San Jose. This is the cool series of conversations where serial EDA entrepreneur Jim Hogan wears a Hawaiian … Continue reading
Friday Video: Mr. 3D IC, Herb Reiter, speaks about his start with 3D, where it is, where it’s going
I conducted this video interview with Herb Reiter, “Mr. 3D IC” and president of eda2asic, the day after he spoke at a MEPTEC lunch in Silicon Valley—see “3D Thursday: The “King of 3D ICs” (Herb Reiter) speaks to his subjects—‘Learn … Continue reading
Free live discussion on how you can develop the next great EDA company with host and perennial EDA VC Jim Hogan
EDAC is sponsoring a new live discussion series on emerging companies in the EDA industry. The first of these events takes place on May 31 in San Jose at the Silicon Valley Bank on Tasman near Great America Parkway. The … Continue reading
Posted in EDA360
Tagged Berkeley Design Automation, Dean Drako, EDA, IC Manage, Jim Hogan, Ravi Subramanian, Silicon Valley, Silicon Valley Bank
Leave a comment
Semico to hold IP Ecosystem conference in Silicon Valley on May 16
Chips no longer get designed without a substantial amount of commercial IP (both design IP and verification IP) and the business is now plenty big enough to merit its own conference. So research firm Semico is holding the IMPACT conference … Continue reading
