Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
2.5D 3D 20nm 28nm Altera Analog Android Apple ARM ARM architecture ASIC Cadence Cortex-A15 Cortex-M0 DAC Dave Jones EDA EDPS FinFET Flash FPGA Freescale Freescale Semiconductor GlobalFoundries IBM Intel iPhone Jim Hogan Linux Low Power microcontroller Micron Microsoft Mixed Signal Nvidia Qualcomm Samsung SDRAM SoC STMicroelectronics Texas Instruments TSMC USB verification XilinxTop Posts
- 39 low-cost boards for embedded Linux application development starting with Raspberry Pi. Want the list?
- Friday Video: Webcam + Open-source video code + Arduino Uno microcontroller board + pan/tilt servo make automated face-tracker, prove the power of an apps-centric world
- How about a quick and easy guide to ARM Cortex processor cores? Got one for you from ARM TechCon 2011
- Xilinx Zynq EPPs based on two ARM Cortex-A9s create a new category that fits in among SoCs, FPGAs, and microcontrollers
- Nvidia Tegra 3 based on five ARM Cortex-A9 cores is mobile processor of the year declares Microprocessor Report
- Raspberry Pi + Canon = Camera Pi: ARM 11 and Linux hack of a Canon 5D Mk II DSLR
- ARM Cortex-A15—does this processor IP core need a new category…Superstar IP?
- The other shoe drops: Altera introduces SoC FPGA, mates ARM Cortex-A9 dual-core processor complex with FPGA fabric
- 3D Thursday: Intel Penwell SoC for mobile phones employs POP (package-on-package) LPDDR2 SDRAM to reduce power
- Itching to try out the Xilinx Zynq-7000 EPP? Ask your doctor if Zedboard is right for you
Download the EDA360 Vision Paper here:
Tag Archives: SSD
How Skyera developed the 44Tbyte, enterprise-class Skyhawk SSD from the ground up. A System Realization story.
I rarely get to tell an in-depth System Realization story like this one. The development of the 44Tbyte, enterprise-class Skyhawk SSD starts with a clear picture of the objective—build an enterprise-class, solid-state storage server using commercial MLC (multi-level cell) NAND … Continue reading
Posted in EDA360, System Realization
Tagged Ethernet, Flash, Flash memory, Multi-level cell, NAND Flash, RAID, Skyera, Solid-state drive, SSD
Leave a comment
Flash Memory Summit: Top 10 things you need to know about NAND Flash
An annual panel that now traditionally closes the Flash Memory Summit (held last week in Santa Clara, CA) is Andy Marken’s “Top 10 things you need to know about NAND Flash.” It’s a great way to sum up the events … Continue reading
Posted in EDA360, Memory, Silicon Realization, SoC Realization, System Realization
Tagged Flash, Intel, NAND, SSD, Storcloud
1 Comment
Apps define storage task, create application-specific SSD
Eric Kao, Chairperson and CEO of MemoRight, spoke at the Flash Memory Summit today with a somewhat unusual keynote for this normally hardware-fixated audience. He suggested that the industry exploit the inherent parallelism inside of solid-state drives (SSDs) by writing … Continue reading
