It’s often hard to describe what terms mean in the fluid, galloping world of EDA. Design Intent, one of the “big three” design legs of the EDA360 vision (which also encompasses Design Abstraction and Design Convergence) is hard to nail down to specifics because there are so many facets to intent. In the past, I’ve discussed power intent using the CPF specification and also pinout intent to help align chips, packages, and boards and to reduce complex routing problems that arise when pinout intent isn’t communicated up and down the design chain. Today, Cadence announced a new, validated Digital End-to-End flow with two more examples of Design Intent: clock topology intent and design-rule intent. Often, these design parameters were passed around using a spreadsheet because the design tools didn’t accommodate this sort of design information. Yet to ignore the information is to explicitly choose sub-optimal design. Hence the ad-hoc adoption of spreadsheets.
The EDA360 vision says “Dispense with the spreadsheets.” Instead, don’t you think it’s a better idea to get this design intent into the common design database and then make that information freely available to all of the design tools. Yeah, us too.
That’s part of what’s behind today’s announcement. Sure, it works with 28nm. In fact, it’s already proven there. However, not everyone is willing to sign up for the 28nm node just yet. What about them? Well, though it should be intuitively obvious, this new digital flow works with the earlier nodes too. Things work faster than they did. Things work better than they did. For everyone.