Last month at DAC, Richard Goering interviewed Open-Silicon CEO Naveed Sherwani for ChipEstimate.tv. The main topic was Open-Silicon’s new “on time or on us” chip delivery program but the last few minutes of the 11-minute video interview cover the very important topic of the looming verification problem that overshadows SoC design. As long as we verify every chip design as though it was developed from scratch, the verification task grows exponentially along with the transistor count. Only by breaking the verification task hierarchically and by ceasing to re-verify portions that are already silicon –proven can be escape the verification trap. It’s really an essential part of the IP-reuse concept.
Well worth watching for these last few minutes. Sherwani hits this nail precisely on the head.
EDA360 Insider 