How would you like some of Cisco’s SoC implementation secrets? Get them at this ARM TechCon session

You know that doing a hasty or inadequate job at the SoC architectural level will cost you in the implementation schedule. If only you could get a few good tips on how to beef up that architectural design-space exploration. Well, you can on October 25 during the chip-design day at ARM TechCon 2011, being held at the Santa Clara Convention Center. Cisco and Cadence are giving a joint presentation on how Cisco performs early SoC implementation analysis and design-space exploration with a range of architectures, IP choices, and IP integration strategies to shorten the implementation phase and boost chip manufacturability. This is a rare chance to look over the shoulder of a successful design team and glean what tips you may.

Read more about the session here:

Early Architectural Planning for Increased Productivity, Predictability and Profitability

Sign up here.

About sleibson2

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at https://eda360insider.wordpress.com/)
This entry was posted in EDA360, Silicon Realization, SoC, SoC Realization and tagged , , , . Bookmark the permalink.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s