Free Webinar on ARM Cortex-M0+ processor core for ASIC developers and software developers

Last week at Design West in San Jose, Freescale demonstrated the first silicon realization of the low-power ARM Cortex-M0+ 32-bit RISC processor core in an engineering sample of the company’s brand-new Kinetis L microcontroller. (See “Freescale demonstrates first-pass Kinetis L silicon at Design West”) This week comes news of a free Webinar covering the technical details of the new ARM Cortex-M0+ processor core, which will be of interest to both hardware ASIC designers considering the core as an IP block to be included in a new design and to software developers who want to know how compatible the Cortex-M0+ core is with previous ARM Cortex-M cores.

You don’t have much time to register. The Webinar is April 5. Get going. Register here.

Advertisements

About sleibson2

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at https://eda360insider.wordpress.com/)
This entry was posted in ARM, Cortex-M0 and tagged , , . Bookmark the permalink.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s