Professor Chenming Hu talks FinFETs and FDSOI at the GSA Silicon Summit

Chenming Hu, TSMC Distinguished Chair Professor of Microelectronics at University of California at Berkeley gave a keynote talk on FinFETs and FDSOI (fully depleted silicon on insulator) today at the GSA Silicon Summit held at the Computer History Museum in Mountain View, California. The talk was a somewhat abbreviated version of the talk he gave last year at Cadence. Rather than rewriting the blog, I invoke the mighty powers of the Web Hyperlink. You can see what the Professor said today (and last year) by clicking here:

Are FinFETs inevitable at 20nm? “Yes, no, maybe” says Professor Chenming Hu.

and

Are FinFETs inevitable at 20nm? “Yes, no, maybe” says Professor Chenming Hu (Part 2)

 

About sleibson2

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at https://eda360insider.wordpress.com/)
This entry was posted in EDA360 and tagged , , , . Bookmark the permalink.

2 Responses to Professor Chenming Hu talks FinFETs and FDSOI at the GSA Silicon Summit

  1. Adele Hars says:

    Steve, for those who missed part 2 of your blog on this, which covers Professor Hu’s discussion of FD-SOI (aka UTB-SOI and ET-SOI and FD planar), it’s at https://eda360insider.wordpress.com/2011/06/20/are-finfets-inevitable-at-20nm-%E2%80%9Cyes-no-maybe%E2%80%9D-says-professor-chenming-hu-part-2/.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s