Smart analog/mixed-signal IC designs are—er—smarter. Learn how to stuff a 32-bit ARM Cortex-M core into an AMS design at DAC. Lunch included

In these days of the SoC, one chip has to do it all. That means both analog and digital processing. Now you can get a first-hand look at how successful design teams have integrated ARM Cortex-M processor cores in their AMS (analog/mixed-signal) IC designs from a range of experts working for ARM, Cadence, and NXP. The event is a lunch at DAC. The information is free. So is the lunch.

Details:

  • Date: Tuesday, June 5
  • Time: 12-1 pm (lunch starts at 11:30am)
  • Place: Moscone Convention Center, San Francisco, Rooms 270-276

First come, first served.

More info here.

Register here.

About sleibson2

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at https://eda360insider.wordpress.com/)
This entry was posted in ARM, Cortex-M0, Cortex-M4, DAC, Mixed Signal, Silicon Realization, SoC, SoC Realization and tagged , , , , , . Bookmark the permalink.

2 Responses to Smart analog/mixed-signal IC designs are—er—smarter. Learn how to stuff a 32-bit ARM Cortex-M core into an AMS design at DAC. Lunch included

  1. Aki says:

    will this be made available online afterwards?

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s