Category Archives: DAC

3D Thursday: Wide I/O and TSVs have a ripple effect on the DRAM controller. Who knew?

Posted on August 2, 2012 by

Currently, the JEDEC Wide I/O DRAM specification looks to be the biggest driving force behind the adoption of 3D IC assembly. The 512-bit data maw of a Wide I/O SDRAM provides high bandwidth with low power levels, both excellent arguments … Continue reading →

Posted in 2.5D, 3D, DAC, EDA360, IP, Silicon Realization, SoC, SoC Realization, System Realization, TSV, Wide I/O | Tagged , , , , , | Leave a comment

Friday Video: EDA360 Insider talks HW/SW Codesign and Xilinx Zynq Dev Board with ChipEstimate.TV at DAC

Posted on June 22, 2012 by

I spent a few minutes with Sean O’Kane of ChipEstimate.TV at DAC earlier this month talking about system design, HW/SW codesign, and the new Avnet Dev Board for the Xilinx Zynq-7000 EPP. Here’s the video:

Posted in DAC, EDA360, Silicon Realization, SoC, SoC Realization, System Realization | Tagged , | Leave a comment

This just out from DAC 2012: video interview with EDA bloggers Goering and Leibson on IP subsystems, 20nm, and more

Posted on June 18, 2012 by

Want to know what’s going to happen at DAC 2012? Oh, wait, that was a couple of weeks ago. Which is how long it took to get post this video of EDA bloggers Richard Goering and Steve Leibson from a … Continue reading →

Posted in 20nm, 28nm, DAC, EDA360, Silicon Realization, SoC, SoC Realization, System Realization | Tagged , , , | Leave a comment

3D Thursday: The “King of 3D ICs” (Herb Reiter) speaks to his subjects—“Learn to work together”

Posted on June 13, 2012 by

Mr. 3D IC—aka Herb Reiter—spoke to an attentive group of packaging experts about the state of 3D IC technical and business development today at a MEPTEC luncheon held at the “luxurious” Biltmore Hotel in cental Silicon Valley. I’ve written about … Continue reading →

Posted in 2.5D, 3D, DAC, EDA360, Low Power, Packaging, Silicon Realization, SoC, SoC Realization, System Realization, Wide I/O | Tagged , , , , , , , | 5 Comments

Tuesday DAC Photos: Cool Shoes and the transit of Venus across the Sun

Posted on June 5, 2012 by

Here are two photos from today’s DAC in San Francisco. The first photo is a pair of shoes worn by Susan Peterson of Cadence. We were told to wear black shoes for our show “outfit.” Too bad no one said … Continue reading →

Posted in DAC, EDA360 | Tagged , , | Leave a comment

Gary Smith proposes a 3-layer taxonomy for platform-based SoC design—Live from DAC 2012

Posted on June 4, 2012 by

EDA’s chief analyst Gary Smith is high on IP subsystems—big ones. Only Gary calls them platforms. Why is Smith so enthusiastic? Because, as he says, he was wrong last year in his estimates of how much it costs to develop … Continue reading →

Posted in DAC, IP, SoC, SoC Realization, System Realization, Texas instruments | Tagged , , , , , , , , | Leave a comment

DAC 2012: Get answers to all of your EDA questions at 78 Cadence demo suite slots

Posted on May 29, 2012 by

Next week (Monday, Tuesday, and Wednesday) you can get all of your EDA questions answered at the Cadence DAC demo suites. There are 78 demos over the three days covering the following EDA topics: Mixed-signal and low-power design RTL-to-GDSII design … Continue reading →

Posted in DAC, EDA360, Low Power, Mixed Signal, pcb, Silicon Realization, SoC, SoC Realization, System Realization, TLM, Verification, VIP, Virtual Prototyping | Tagged , , , , , | Leave a comment

Beyond breakfast: An ethical bribe for attending “The Path to Yielding at 2(x)nm and Beyond” at DAC

Posted on May 15, 2012 by

Yesterday, I wrote about a terrific discussion panel about the challenges of 20nm design at DAC. I am moderating the panel and there will be speakers from the Common Platform partners including IBM, Samsung, GLOBALFOUNDRIES (just confirmed!), and Cadence. (See … Continue reading →

Posted in 20nm, DAC, EDA360, Silicon Realization | Tagged , , , , , | Leave a comment

At DAC: The path to 20nm includes breakfast on Wednesday, June 6

Posted on May 14, 2012 by

Want to know how to get to 20nm? Want to know why? Want breakfast at DAC on June 6? This is indeed your lucky day because you can get it all done at a special DAC breakfast panel titled “The … Continue reading →

Posted in 20nm, DAC, EDA360, Silicon Realization | Tagged , | Leave a comment

Smart analog/mixed-signal IC designs are—er—smarter. Learn how to stuff a 32-bit ARM Cortex-M core into an AMS design at DAC. Lunch included

Posted on May 8, 2012 by

In these days of the SoC, one chip has to do it all. That means both analog and digital processing. Now you can get a first-hand look at how successful design teams have integrated ARM Cortex-M processor cores in their … Continue reading →

Posted in ARM, Cortex-M0, Cortex-M4, DAC, Mixed Signal, Silicon Realization, SoC, SoC Realization | Tagged , , , , , | 2 Comments

FREE DAC 2012 Exhibit 3-day passes. Limited quantity. Time-limited offer. Get ‘em NOW!

Posted on April 27, 2012 by

Want to go see the latest EDA offerings on the DAC exhibit floor but you (or your boss) can’t spring for the cash? Bummer. Atrenta, Cadence, and Springsoft feel your pain and once more, the three amigos have partnered to … Continue reading →

Posted in DAC | Tagged , , , | Leave a comment

Is there a Denali Party 2012? The most important question at DAC, answered.

Posted on April 27, 2012 by

Yes, Virginia, there is a Denali party this year at DAC. As DAC returns to San Francisco in 2012, the Denali Party by Cadence returns to an extremely popular party venue—Ruby Skye—which bills itself as San Francisco’s Number One Nightclub. … Continue reading →

Posted in DAC, EDA360 | Tagged , , , | Leave a comment

$2.50 buses from Silicon Valley to DAC! FREE WiFi. But you need to get a ticket. Hurry. Seats are limited

Posted on April 25, 2012 by

DAC takes place in San Francisco at Moscone Center. You are in Silicon Valley. It’s a classic Point A to Point B problem. Solve the problem for pocket change this year. Buses with FREE on-board WiFi will run from the … Continue reading →

Posted in DAC, EDA360 | Tagged , , | Leave a comment

What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel

Posted on November 8, 2011 by

Last night, half a dozen ICCAD panelists attacked the topic “2020 Vision: What the recent history of EDA will look like in nine years.” That’s such a convoluted and hard-to-parse title that the panelists chose to discuss the state of … Continue reading →

Posted in 20nm, 28nm, 3D, DAC, Design Abstraction, EDA360, Silicon Realization, SoC, SoC Realization, System Realization | Tagged , | 4 Comments

Latest episode of Hogan’s Heroes at DAC 2011 answers question: “What do EDA’s customers want?”

Posted on June 15, 2011 by

Jim Hogan’s annual “Hogan’s Heroes” DAC Pavilion Panel rocked as usual. This year, Hogan invited three panelists: Grant Pierce (Sonics), Jack Harding (eSilicon), and Ajoy Bose (Atrenta). All four of these people spend a lot of time thinking about the … Continue reading →

Posted in DAC, EDA360, Silicon Realization, SoC Realization, System Realization | Tagged , , , | Leave a comment

Perennial talent competitor Dave Crohn wins “EDA360’s got Talent” competition at the DAC 2011 Denali Party

Posted on June 10, 2011 by

Persistence paid off on Tuesday night as Dave Crohn (Broadcom) sang Bryan Adams’ 1984 hit song “Summer of ‘69” to win the “EDA360’s Got Talent” competition at the Denali Party sponsored by Cadence this year at DAC. Crohn’s sleeveless t-shirt … Continue reading →

Posted in DAC, EDA360 | Tagged , | 2 Comments

Globalfoundries, LSI Corp, and Broadcom help Editorial Director Ed Sperling give the industry a low-power report card. How did we score?

Posted on June 10, 2011 by

On Wednesday at DAC’s show-floor Pavilion, Low-Power Engineering’s Editorial Director Ed Sperling chaired a panel with the intent of giving the industry a report card on its low-power engineering efforts. Along with Sperling on the Pavilion platform were Andrew Brotman, … Continue reading →

Posted in DAC, EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged , , | Leave a comment

EDA360 meets DAC360: Survival tips for DAC 2011

Posted on June 6, 2011 by

TheEDA360 Evangelist (and EDA360 Insider blogger) was at the DAC360 video booth today with EETimes’ Brian Fuller. Here are some video survival tips and industry overviews on video.  

Posted in DAC, EDA360, Uncategorized | Leave a comment

How many engineers does it take to spin a chip?

Posted on June 6, 2011 by

The title of this blog entry paraphrases a very old joke category about light bulbs but the topic is serious because it goes to the heart of the electronic industry’s profitability. EDA analyst and ur chip-design guru Gary Smith discussed … Continue reading →

Posted in DAC, EDA360, Firmware, Silicon Realization, SoC Realization, System Realization | Tagged | Leave a comment

Video: Gary Smith and the Full Disclosure Blues Band Revisited open the DAC 2011 show floor playing “Goin’ Down”

Posted on June 6, 2011 by

I’m not sure if this song was supposed to be a comment on the future outlook for EDA, because Gary Smith showed his second longest list of “companies to see at DAC” ever (30 companies) and forecast climbing industry revenues … Continue reading →

Posted in DAC, EDA360 | Tagged | Leave a comment

Cadence collaboration produces TSMC Reference Flow 12.0 and Analog-Mixed-Signal (AMS) Reference Flow v2.0 for 28nm including ESL and 3D TSV DFT support

Posted on June 6, 2011 by

Today’s the first day of DAC and Cadence is sponsoring a 20nm development panel and lunch at the Omni Hotel adjacent to the San Diego Convention Center. At the same time, Cadence and TSMC have been cooperating on the TSMC … Continue reading →

Posted in 3D, AMS, DAC, EDA360, imec, Silicon Realization, TSMC, TSV | Leave a comment

What can you do in 20nm? Now? Today? Find out at DAC. Monday. Lunch included. Free.

Posted on May 27, 2011 by

OK. Here’s the deal. Cadence wants you to know about the true bleeding edge in Silicon Realization. The ASIC/SoC silicon frontier’s at 20nm. FYI: 28nm is already a day late and a process node short (thanks Richard G!). Want to … Continue reading →

Posted in ARM, DAC, EDA360, Silicon Realization | Tagged , , | Leave a comment

EDA360 goes live for DAC!

Posted on May 27, 2011 by

DAC is slightly more than a week away. This year, there will be a live feed from the exhibit floor with interviews hosted by EETimes’ Brian Fuller. Look for a couple of guest hosts: long-time EDA journalist and now Cadence … Continue reading →

Posted in DAC, EDA360 | Leave a comment

EDA360 gets an app

Posted on May 27, 2011 by

One of EDA360’s core messages is that apps are now firmly in the driver seat with respect to product and chip development. So it makes sense for EDA360 to have an app, doesn’t it? Now there is one. It’s for … Continue reading →

Posted in Apps, DAC, EDA360 | Leave a comment

20nm or free lunch on Monday at DAC? How about both?

Posted on May 25, 2011 by

Late, late notice. I know. Mea culpa. But you’ll forgive me when you hear what’s in store for you at DAC on Monday. Cadence is organizing a panel on 20nm technology that includes lunch. How cool is that? The panelists … Continue reading →

Posted in DAC, EDA360, Silicon Realization | Tagged , , , | Leave a comment