Category Archives: IP

Amazon’s cloud service crash permanently lost data. Think this has implications for EDA?

Today, MSNBC’s Technolog carries an article by Henry Blodget that discusses another aftermath of the Amazon EC2 (Elastic Compute Cloud) services failure: lost data. The article quotes a letter from Amazon stating: “A few days ago we sent you an … Continue reading

Posted in EDA360, IP | Tagged , , , | Leave a comment

Friday video (late bonus): Altera demos some features from 28nm Stratix V FPGA

On Friday, Altera posted a video that shows the company characterizing some of the features of the upcoming Stratix V FPGA, being built with a 28nm process technology. The largest member of the Stratix V FPGA family will incorporate nearly … Continue reading

Posted in EDA360, IP, Silicon Realization | Tagged , , | Leave a comment

Memory to processors: “Without me, you’re nothing.” DDR4 is on the way.

We talk endlessly about multi-processor SoCs (MPSoCs) but give little attention to memory. Memory is a given. Really? Not, not really. Today’s processor cores have a voracious appetite for memory. They need plenty of memory to shovel instructions into the … Continue reading

Posted in EDA360, IP, Low Power, SoC Realization, System Realization | Leave a comment

Wide I/O. Don’t leave your SoC without it

Today, Cadence introduced three critical IP components that support the Wide I/O memory interface. These components include a configurable memory controller, a Wide I/O PHY, and appropriate verification IP. You can read more about this announcement in Richard Goering’s “Industry … Continue reading

Posted in EDA360, IP, Low Power, Packaging, Silicon Realization, System Realization, Verification | Leave a comment

How many people does it take to design an SoC? – Redux. Building brains with processors.

Earlier this month, I wrote a blog entry about the number of people it takes to design an SoC. (See “How many people does it take to design an SoC? Perspectives from Ron Collett and the EDA360 Insider”.) Since then, … Continue reading

Posted in Apps, ARM, EDA360, IP, Silicon Realization, SoC Realization, System Realization | Leave a comment

Jim Hogan hits SoC Realization nail squarely on head: IP is the name of the game

Experienced EDA entrepreneur Jim Hogan has been attending DATE (Design Automation and Test Europe, the European version of DAC) this week in Grenoble and he’s written an account and analysis of an IP panel at the event. (Cadence CMO John … Continue reading

Posted in EDA360, IP, SoC Realization | Leave a comment

SemiWiki’s Eric Esteve: VIP says “Without me, you’re nothing!”

Eric Esteve just published an article over at SemiWiki titled “IP would be nothing without VIP…” that provides a good background of VIP and some analysis of the market. Check it out here.

Posted in EDA360, IP, Verification | Leave a comment

EETimes video of Xilinx Zync EPP shows that it takes six FPGAs to emulate one EPP

A pointer on http://www.design-reuse.com led to some excellent videos from the Embedded World event in Germany last week. The videos are from the Xilinx booth at Embedded World and show the pre-silicon emulation boards Xilinx has developed for the Zynq … Continue reading

Posted in ARM, EDA360, IP, System Realization, Verification | Leave a comment

How many people does it take to design an SoC? Perspectives from Ron Collett and the EDA360 Insider

The man who’s probably done as much primary research on EDA and best ASIC design practices as anyone in the business, Ron Collett, just published an article in EE Times titled “Optimal team sizes for chip projects.” In his article, … Continue reading

Posted in EDA360, IP, SoC Realization, Verification | Leave a comment

Cadence rolls out huge VIP catalog merging verification IP from Cadence with VIP from Denali acquisition

Today, Cadence introduced a robust VIP catalog fortified with IP obtained from last year’s Denali acquisition. However, the resulting catalog reflects more than just IP accretion. It also reflects the diffusion of some key Denali VIP concepts into the entire … Continue reading

Posted in EDA360, IP, SoC Realization, System Realization, Verification | Leave a comment

Semico reports that ASICS, ASSPs, SoCs, and core-based ICs comprise the fastest growing category in MOS logic chips

EDA360 Insider followers will not be surprised to hear that Semico’s latest blog entry on Semico Spin claims that “Special Purpose Logic”—consisting of ASICS, ASSPs, SoCs, and core-based ICs—is now the fastest growing category for MOS logic chips and has … Continue reading

Posted in EDA360, IP, SoC Realization | Tagged , , | Leave a comment

Anandtech reviews the new Motorola Xoom tablet with Google Honeycomb. Apple iPad killer?

As usual, Apple has broken new ground with the iPad and now it’s time for the competition to weigh in. One of the newest competitors is the Motorola Xoom tablet, which is based on the Nvidia Tegra 2 mobile application … Continue reading

Posted in Apps, ARM, EDA360, IP | 1 Comment

UVM 1.0 approved by Accelera

The Accellera standards organization board has unanimously approved the Universal Verification Methodology (UVM) 1.0 as an industry standard for verification interoperability. Read all about it in Richard Goering’s Industry Insights blog.

Posted in EDA360, IP, System Realization | Leave a comment

The last word on IP Subsystems from Semico: Where are they going?

Over the past couple of weeks, I’ve extracted bits of information about IP subsystems from Semico’s recent report on the topic. This blog post is my last of this series and it deals with one interesting tidbit lodged way in … Continue reading

Posted in EDA360, IP, SoC Realization | Leave a comment

Fully-Depleted SOI: Is it the light at the end of the nanometer Moore’s Law tunnel? Building a high-performance, low-power ARM processor core with 20nm FD-SOI

Last week, EDN’s Ron Wilson wrote an article that discusses a significant announcement about 20nm SOI IC fabrication from the SOI Consortium (consisting of ARM, GLOBALFOUNDRIES, IBM, STMicroelectronics, Soitec, and CEA-Leti).  The announcement concerns the construction of a 30K-gate ARM … Continue reading

Posted in ARM, EDA360, IP, Silicon Realization | Leave a comment

Semico’s SoC hierarchy. What do you do with a platypus SoC?

For the past couple of weeks, I’ve been writing about several aspects of Semico’s IP Subsystem report. (see “Are IP subsystems the next big IP category?”) The report’s premise is that the rise of IP Subsystems—IP blocks that deliver complete … Continue reading

Posted in EDA360, IP, Low Power, SoC Realization, System Realization | Leave a comment

Deconstructing EDA360: Paul McLellan writes about the evolution of SoC design methodology in the era of re-aggregation

I’ve written before about Part 1 of the article in EE Times written by EDA veterans Jim Hogan and Paul McLellan (The SoC is dead! Long live the SoC!). EE Times published Part II, attributed to Paul McLellan, on December … Continue reading

Posted in EDA360, IP, Silicon Realization, SoC Realization, System Realization | Leave a comment

Can you really value SoCs in dollars per square centimeter?

EETimes just posted an article written by European editor Peter Clarke with an interview of Malcolm Penn, founder of and principal analyst with Future Horizons. Penn notes that 4Q 2010 shows the first semiconductor fab capacity growth in six quarters … Continue reading

Posted in EDA360, IP, Silicon Realization, SoC Realization, System Realization | Leave a comment

Altera purchases optical network IP vendor Avalon Microelectronics

In a move characterized as “not a material financial matter,” FPGA vendor Altera has announced the purchase of Avalon Microelectronics, a Canadian vendor of FPGA-centric IP used to design optical networking equipment. Networking has long been a mainstay application for … Continue reading

Posted in EDA360, IP | Tagged | Leave a comment

Is IP the next Fabless? Kilopass’ Charlie Cheng thinks so.

The first time I met Charlie Cheng, he was CEO of processor IP startup Lexra. Now he’s CEO of memory IP vendor Kilopass. No surprise, Cheng thinks that IP is the future for semiconductor revenues in the US and he … Continue reading

Posted in EDA360, IP, SoC Realization | 5 Comments

Will LTE baseband designs in SoCs fully adopt soft modems?

An article published this week in EDN about LTE baseband modems perfectly underscores how software is becoming much more important in the development of advanced nanometer SoCs. The article was written by Pascal Herczog of Cognovo, and it details the … Continue reading

Posted in Apps, EDA360, IP, SoC Realization | Leave a comment

What do you think of this response to my blog entry on the IP Roundtable discussion?

Normally, I don’t post responses to my blog discussions on LinkedIn Groups, but I think Nalini Patel’s comment on my recent blog entry about the IP Roundtable discussion at the Low-Power Engineering Community is worthy of its own blog entry. … Continue reading

Posted in EDA360, IP, Silicon Realization, SoC Realization | Leave a comment

SoC Realization: What’s holding up IP integration?

Ed Sperling over at the Low-Power Engineering Community just published the transcripts of a fascinating discussion about IP with Ken Brock, senior staff product marketing manager for logic libraries in Synopsys’ Solutions Group; Kalar Rajendiran, senior director of marketing at … Continue reading

Posted in EDA360, IP, SoC Realization | 1 Comment

Too Late for Halloween: A Scary Story of EDA Automation

Over the Thanksgiving holidays David Murray, Duolog’s CTO, published a blog entry titled “Automation without abstraction is like a bicycle without pedals.” In this blog entry, Murray describes “automation” he’s seen that’s been used to stitch up IP blocks into … Continue reading

Posted in EDA360, IP, SoC Realization | Leave a comment

For another perspective on EDA360, see this article

Bryon Moyer, Editor of IC Design and Verification Journal, just published an extensive article on EDA360 that you might want to read (A Few Rounds on EDA360). It’s a quick read and I think it’s interesting to see the ideas … Continue reading

Posted in Apps, EDA360, IP, Silicon Realization, SoC Realization, System Realization | Leave a comment