Search EDA360 Insider
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud2.5D 3D 3D IC 20nm 28nm 32nm 40nm Agilent Altera AMD Analog Android Apple ARM ARM architecture ARM Cortex-A15 ASIC Broadcom Cadence Canon Cortex Cortex-A15 Cortex-M0 DAC Dave Jones DDR3 DDR4 Double Patterning EDA EDPS Field-programmable gate array FinFET Flash Flash memory FPGA Freescale Freescale Semiconductor GlobalFoundries Google IBM Intel IP iPad iPhone JEDEC Jim Hogan Kinect Linux Low Power Lytro microcontroller Micron Microsoft Mixed Signal Multi-core processor Nvidia OrCAD pcb Printed circuit board Qualcomm Robot Samsung SDRAM Snapdragon SoC STMicroelectronics SystemC Texas Instruments TI TSMC USB verification video Wide I/O Xilinx
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- 3D Thursday: The most expensive RAM in the world
- Realizing the ARM Cortex-A15: What does the road to 2.5GHz look like?
- Friday Video: Want the basics of PCB design in 45 minutes? Dave Jones delivers yet again with a free tutorial.
- Between ASIC and microcontroller: It’s all about System Realization
- Xilinx Zynq EPPs based on two ARM Cortex-A9s create a new category that fits in among SoCs, FPGAs, and microcontrollers
- My workbench from 1978 highlighted in EETimes as one of engineering’s messiest desks
- Ambarella cuts power on HD camera controller SoC using Samsung 32nm process technology
- Ingenious architectural features allow ST to extract maximum performance from new microcontroller family based on ARM Cortex-M4. Cost: less than 6 bucks in 1000s
- Xilinx Vivado Design Suite brings SoC design style to advanced-node FPGA development
Download the EDA360 Vision Paper here:
Tag Archives: 3D
I recently covered the groundbreaking WIOMING 3D chip design done by CEA-Imec in conjunction with ST-Ericsson. (See “3D Week: Wide I/O SDRAM, Network on Chip, Multicore, TSV, Asynchronous Logic—3D SoC stack from CEA-Leti and ST-Ericsson hits all the advanced notes. … Continue reading
This week’s DesignCon included a panel on 3D standards. You can read a review of the panel here in EETimes. Many topics were discussed, but the nugget I want to focus on in this blog post is the issue of … Continue reading
ElectroIQ reports that CEA-Leti in Grenoble has just launched an Open 3D IC program to permit companies more open access to the 3D IC assembly technologies developed at the research center. Last December, CEA-Leti and ST-Ericsson made a joint presentation … Continue reading
3D Thursday: SEMATECH wades in to develop assessment criteria for 3D manufacturing equipment and processes
Earlier this week, SEMATECH—the global semiconductor industry’s research consortium—announced that it plans to conduct “Equipment Maturity Assessments (EMAs) of several critical 3D tools during 2012 to establish functional equipment capabilities and address high-volume manufacturing maturity issues” through its wholly owned … Continue reading
3D Thursday: Let’s end 2011 with a high-performance DRAM memory stack design. How would you improve it?
For the last 3D Thursday blog post of 2011in the EDA360 Insider, I thought I’d take a flight of fancy and try to put as many of this year’s 3D IC concepts as possible together to see what we might … Continue reading
3D Week: Wide I/O SDRAM, Network on Chip, Multicore, TSV, Asynchronous Logic—3D SoC stack from CEA-Leti and ST-Ericsson hits all the advanced notes. Can you say “Tour de Force”?
Yesterday, at the RTI 3D Conference, Pascal Vivet from CEA-Leti and Vincent Guérin from ST-Ericsson unveiled a 3D IC project that represents a real Tour de Force of cutting-edge system technology. The quest starts with a key question: “What’s the … Continue reading
3D Week: The three interconnect crises of the electronics industry and the inevitability of 3D. Believable?
Many people in the electronics industry view 3D IC assembly as not being in the mainstream. That’s easy to understand. It’s not at the moment. Yet I do believe in the inevitability of 3D assembly. Here’s why. At last week’s … Continue reading
I’m attending the all-day workshop on 3D ICs being held by the local IEEE Chapter of the CPMT (Components, Packaging, and Manufacturing Technology) Society and it’s a huge success with 150 attendees. I’m busy listening to presentations, but here’s a … Continue reading
This is a very busy week for 3D in the world of the EDA360 Insider. I am about to board a plane for John Wayne Airport to attend an IEEE workshop on 3D IC assembly. Next Monday, there’s a meeting on … Continue reading
I’ve written several times about the Xilinx Virtex-7 2000T FPGA that uses 2.5D IC assembly techniques to form four FPGA die into one FPGA package with two million logic cells. (See “3D Thursday: Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers … Continue reading
3D Thursday: Who is responsible for successful 2.5D and 3D assembly? eSilicon is perhaps saying “Us”
Two weeks ago, I moderated a 3D IC panel at the 9th International SoC Conference in Newport Beach, California. Last week, I wrote about the first two speakers. (See “3D Thursday: Where can you start with 3D?” and “3D Thursday: … Continue reading
My first panelist to speak on last week’s 3D IC panel at the 9th International SoC Conference in Newport Beach was Herb Reiter, generally known as “Mr. 3D.” Herb knows everyone in the industry connected to anything 3D. He’s been … Continue reading
3D Thursday: Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (UPDATED!)
Tuesday, Xilinx announced that it is shipping Virtex-7 2000T FPGAs to customers. This is one monster FPGA. Its 6.8 billion transistors deliver 1,954,560 logic cells, 21.55 Mbits of distributed SRAM, 2160 DSP slices, 46,512Kbits of block RAM, four PCIe ports, … Continue reading
Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (PREVIEW!)
Xilinx announced today that it is shipping Virtex-7 2000T FPGAs to customers. This is one monster FPGA. Its 6.8 billion transistors deliver 1,954,560 logic cells, 21.55 Mbits of distributed SRAM, 2160 DSP slices, 46,512Kbits of block RAM, four PCIe ports, … Continue reading
IBM and 3M have announced a program to develop heat-dissipating adhesives that would permit the construction of tall, 3D “towers” of silicon chips in 3D assemblies. The stated target: 100 stacked chips. Some things about 3D assembly are absolutely uncontroversial: … Continue reading
3D Thursday: 28nm design and 2.5D packaging saves Xilinx a ton of power. You can too even if you’re not designing FPGAs!
Want an advanced course in low-power design alternatives for advanced-process SoC design? Xilinx wants you to have one… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let … Continue reading
3D Thursday: 3D-IC Design Tools and Services Tour Guide is just in time for DAC. You can download a copy now.
The GSA has just issued a 3D-IC tools and services guide in time for DAC. This 62-page guide provides eight pages of background info on the state of 3D assembly technology based on public information like that provided by Xilinx … Continue reading
I’ve been waiting to break this news and I finally can. The Electronic Design Process Symposium (EDPS) will host a 3D panel at next month’s event. Last year, I moderated a 3D panel at LSI Corp’s Technology Day in San … Continue reading
With the presentations shaping up, Friday April 8 is shaping up to be 3D IC day at the Electronic Design Process Symposium (EDPS) being held in Monterey, California next month. Here’s the list of 3D presentations and panels: Biswadeep Chatterjee: … Continue reading
Next week, on March 8, Cadence in San Jose will be hosting the Silicon Valley chapter of the IEEE Computer Society meeting and the topic is one of tremendous interest: 3D Stereoscopic Computing. The speaker is Sunil Jain, Lead Architect … Continue reading
New Cadence White Paper on 3D IC design with TSVs (through silicon vias). Are you ready for this? Are you sure?
Richard Goering’s blog “Whitepaper: 3D ICs Pose Design Challenges, But No ‘Showstoppers’” summarizes a new Cadence White Paper on 3D IC design. As Richard writes, “3D ICs with through-silicon vias (TSVs) promise tremendous power, cost, and size advantages, but they … Continue reading
R&D Magazine just published a really comprehensive review of the Semicon Taiwan 3D Forum. This is a quick read with a lot of great info starting with the major themes of the conference: Everyone has bought into the inevitability of … Continue reading
3D Conference next week in San Francisco, coming to a high-volume, high-performance product near you
There’s a low-profile, high-content 3D IC conference taking place next week adjacent to the San Francisco Airport in Burlingame, California. The event runs from December 8-10 and includes several sessions you’ll want to see if you’re at all connected to … Continue reading
You need three things from a solid-state disk (SSD): speed, capacity, and reliability. You need three things from a portable SSD: speed, capacity, reliability, and diminutive size. And you can’t get much smaller than packing an SSD into the form … Continue reading
Ivo Bolsens, the Xilinx CTO and Senior VP, presented a keynote at the 8th International SoC Conference a couple of weeks ago and one of the aspects of FPGA development that he discussed was Xilinx’ plan for creating large-capacity Virtex … Continue reading