Tag Archives: AMS

Workshop on Analog and Mixed-Signal Design Automation: November 8 in Silicon Valley

Posted on August 23, 2012 by

A 1-day workshop on Analog and Mixed-Signal Design Automation will be held on November 8 in conjunction with ICCAD in Silicon Valley. It’s no secret that advanced-node process scaling makes all IC design more complex and more challenging—even more so … Continue reading →

Posted in EDA360, Mixed Signal, Silicon Realization | Tagged , , , , , , , | Leave a comment

Meaty new book on Mixed-Signal SoC Design, Verification and Implementation Methodology is nearly ready

Posted on June 21, 2012 by

Is your current SoC project a mixed-signal design? If not, chances are good that the next one will be. That’s because there’s been an evolution in SoC design from pure digital to analog/mixed-signal (AMS) designs over the past several years … Continue reading →

Posted in Mixed Signal, Silicon Realization, SoC, SoC Realization | Tagged , , , , , , , | Leave a comment

Smart analog/mixed-signal IC designs are—er—smarter. Learn how to stuff a 32-bit ARM Cortex-M core into an AMS design at DAC. Lunch included

Posted on May 8, 2012 by

In these days of the SoC, one chip has to do it all. That means both analog and digital processing. Now you can get a first-hand look at how successful design teams have integrated ARM Cortex-M processor cores in their … Continue reading →

Posted in ARM, Cortex-M0, Cortex-M4, DAC, Mixed Signal, Silicon Realization, SoC, SoC Realization | Tagged , , , , , | 2 Comments

FREE Webinar on analog verification. Wednesday, May 9 at 9:00 am PST

Posted on May 3, 2012 by

Analog blocks are usually verified at the block level many things still go wrong with connectivity and control of the analog circuit at the SoC level. It’s not enough to integrate these analog blocks into digital simulations; you need to … Continue reading →

Posted in Analog, EDA360, Mixed Signal, Silicon Realization, Verification | Tagged , , , , , | Leave a comment

Intel says Moore’s Law alive and well and living at 32nm

Posted on November 8, 2010 by

One of the really interesting presentations at least week’s 8th International SoC Conference in Irvine was from Dr Jeff Parkhurst, Research Programs Manager at Intel, who spoke on the topic of “Delivering Cost-effective SoC-Based Platform Solutions.” I found the presentation … Continue reading →

Posted in EDA360, IP, Silicon Realization, SoC Realization | Tagged , , | Leave a comment