Tag Archives: IC lithography

Friday Video: Everything you wanted to know about double patterning at 20nm and below…but were afraid to ask

Dr. Lars Liebman at IBM gave a very clear talk about the need for double patterning at the 22nm and 14nm nodes while at DAC a couple of months ago. Until EUV is ready for production, which is not expected … Continue reading

Posted in EDA360, Silicon Realization | Tagged , , , | Leave a comment