Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
- 2.5D
- 3D
- 3D IC
- 20nm
- 28nm
- 32nm
- 40nm
- Agilent
- Altera
- AMD
- Analog
- Android
- Apple
- ARM
- ARM architecture
- ARM Cortex-A15
- ASIC
- Broadcom
- Cadence
- Canon
- Cortex
- Cortex-A15
- Cortex-M0
- DAC
- Dave Jones
- DDR3
- DDR4
- Double Patterning
- EDA
- EDPS
- Field-programmable gate array
- FinFET
- Flash
- Flash memory
- FPGA
- Freescale
- Freescale Semiconductor
- GlobalFoundries
- IBM
- Intel
- IP
- iPad
- iPhone
- JEDEC
- Jim Hogan
- Kinect
- Linux
- Low Power
- Lytro
- microcontroller
- Micron
- Microsoft
- Mixed Signal
- Multi-core processor
- Nvidia
- OrCAD
- pcb
- Printed circuit board
- Qualcomm
- Robot
- Samsung
- SDRAM
- Snapdragon
- SoC
- STMicroelectronics
- SystemC
- Texas Instruments
- TI
- TSMC
- USB
- verification
- video
- Wide I/O
- Xilinx
Top Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Ingenious architectural features allow ST to extract maximum performance from new microcontroller family based on ARM Cortex-M4. Cost: less than 6 bucks in 1000s
- The DDR4 SDRAM spec and SoC design. What do we know now?
- About
- Power, Performance, Cost. FDSOI lets you pick any three. Want proof? How about an ARM Cortex-M0 processor core example?
- 3D Thursday: How Xilinx developed a 2.5D strategy for making the world’s largest FPGA and what the company might do next with the technology
- Download a free PDF of the Mixed-signal Methodology Guide, Chapter 1: Design Trends and Challenges
- Realizing the ARM Cortex-A15: What does the road to 2.5GHz look like?
- EETimes video of Xilinx Zync EPP shows that it takes six FPGAs to emulate one EPP
- Globalfoundries, LSI Corp, and Broadcom help Editorial Director Ed Sperling give the industry a low-power report card. How did we score?
Download the EDA360 Vision Paper here:
Tag Archives: Ice Cream Sandwich
Friday Video: Slo-mo video shows how much faster and smoother Android 4.1 (Jelly Bean) is than Ice Cream Sandwich
Project Butter was a concerted effort by Google software engineers to make the display in Android 4.1 (Jelly Bean) much smoother, faster, and more responsive than in Android 4.0 (Ice Cream Sandwich). But how to show it? Here’s a great … Continue reading
Posted in Android, EDA360, System Realization
Tagged Android, Android 4.1, Google, Ice Cream Sandwich, Jelly bean, Nexus
Leave a comment
ExtremeTech.com provides some lessons to be learned from the Google Nexus One smartphone’s system-level design and Android 4.0—Ice Cream Sandwich
Ryan Whitwam at ExtremeTech.com has written another insightful article on System Realization as it relates to the Google Nexus One smartphone’s supposed inability to run Ice Cream Sandwich (ICS), the latest and soon-to-be-introduced version of the Google Android OS. As … Continue reading
Posted in 65nm, Android, ARM, EDA360, Ice Cream Sandwich, SoC Realization, System Realization
Tagged Android, Google, Ice Cream Sandwich, Nexus One, Qualcomm, Snapdragon
Leave a comment
The curious case of the missing Honeycomb apps. Where are they?
Brent Rose has just published a tremendously insightful article on the PC World Web site about the current lack of Android 3.0 Honeycomb apps. He starts the article by nothing that there were few Honeycomb-optimized android apps at the February … Continue reading
Posted in Android, Apps, EDA360, Honeycomb, Ice Cream Sandwich, System Realization
Tagged Android, Apps, ARM, Honeycomb, Ice Cream Sandwich
Leave a comment
