Tag Archives: M0

Want more information on the ARM Cortex-M0+ processor core?

Last week, ARM CPU Product Manager Thomas Ensergueix presented a Webinar on the ARM Cortex-M0+ processor core, which I’ve covered previously over on the Low-PowerDesign.com Web site http://www.low-powerdesign.com. (See “How low can you go? ARM does the limbo with Cortex-M0+ … Continue reading

Advertisement

Posted in ARM, Cortex-M0, EDA360, Silicon Realization, SoC, SoC Realization | Tagged , , , , , , , , | Leave a comment

Asymmetric, dual-core NXP LPC4300 microcontrollers split tasks between ARM Cortex-M4 and -M0 cores, cost $3.75 and up

NXP Semiconductors announced today that it is now shipping its first LPC4300 dual-core, ARM-based microcontroller—the LPC4350. This microcontroller family packs an asymmetrical pair of 32-bit RISC ARM Cores—an ARM Cortex-M4 and an ARM Cortex-M0—with both processors runing at 204MHz (up … Continue reading

Posted in ARM, Cortex-M0, Cortex-M4, EDA360, Silicon Realization, SoC, SoC Realization | Tagged , , , , , , , , | Leave a comment

Power, Performance, Cost. FDSOI lets you pick any three. Want proof? How about an ARM Cortex-M0 processor core example?

Last week, the first session of the International SoC Conference focused on FDSOI (fully depleted silicon-on-insulator) IC fabrication. Now if your thinking resembles mine before I watched this presentation, you think that FDSOI is an advanced IC-fabrication process that gives … Continue reading

Posted in 20nm, ARM, Cortex-M0, FDSOI, Silicon Realization, SoC, SoC Realization | Tagged , , , , | Leave a comment

Friday Video: What does it take to get to 20nm? Samsung’s VP of Foundry North America Ana Hunter explains

Samsung has been pushing IC process technology about as hard as any company in the business. It’s foundry business is operating at 65nm and 32/28nm with a 20nm process node in development. (See my recent blog “Samsung 20nm test chip … Continue reading

Posted in 20nm, ARM, EDA360, Silicon Realization, Verification | Tagged , , | Leave a comment

Samsung 20nm test chip includes ARM Cortex-M0 processor core. How many will fit on the head of a pin?

Samsung and Cadence just announced the successful tapeout of a 20nm logic test chip that includes the ARM Cortex-M0 microprocessor core. This announcement is yet more evidence that Moore’s Law is alive and kicking…even below 28nm. This test chip design … Continue reading

Posted in ARM, EDA360, Silicon Realization | Tagged , , , , , , | Leave a comment