Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
- 2.5D
- 3D
- 3D IC
- 20nm
- 28nm
- 32nm
- 40nm
- Agilent
- Altera
- AMD
- Analog
- Android
- Apple
- ARM
- ARM architecture
- ARM Cortex-A15
- ASIC
- Broadcom
- Cadence
- Canon
- Cortex
- Cortex-A15
- Cortex-M0
- DAC
- Dave Jones
- DDR3
- DDR4
- Double Patterning
- EDA
- EDPS
- Field-programmable gate array
- FinFET
- Flash
- Flash memory
- FPGA
- Freescale
- Freescale Semiconductor
- GlobalFoundries
- IBM
- Intel
- IP
- iPad
- iPhone
- JEDEC
- Jim Hogan
- Kinect
- Linux
- Low Power
- Lytro
- microcontroller
- Micron
- Microsoft
- Mixed Signal
- Multi-core processor
- Nvidia
- OrCAD
- pcb
- Printed circuit board
- Qualcomm
- Robot
- Samsung
- SDRAM
- Snapdragon
- SoC
- STMicroelectronics
- SystemC
- Texas Instruments
- TI
- TSMC
- USB
- verification
- video
- Wide I/O
- Xilinx
Top Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- EDA360 and the brand new Hewlett-Packard 15C Limited Edition RPN pocket scientific calculator
- 10 ways to get your EDA tools to run faster, smoother, and longer
- Qualcomm reveals more Snapdragon 4 SoC details in a White Paper. Want to know what’s inside?
- Friday Video: Ready for a little mobile phone teardown archaeology? Dave Jones compares state of the art in 1994 (Motorola) with an evolved 2000 (Nokia)
- 20nm design: What have we learned so far?
- The DDR4 SDRAM spec and SoC design. What do we know now?
- 3D Week: Wide I/O SDRAM, Network on Chip, Multicore, TSV, Asynchronous Logic—3D SoC stack from CEA-Leti and ST-Ericsson hits all the advanced notes. Can you say “Tour de Force”?
Download the EDA360 Vision Paper here:
Tag Archives: M0
Want more information on the ARM Cortex-M0+ processor core?
Last week, ARM CPU Product Manager Thomas Ensergueix presented a Webinar on the ARM Cortex-M0+ processor core, which I’ve covered previously over on the Low-PowerDesign.com Web site http://www.low-powerdesign.com. (See “How low can you go? ARM does the limbo with Cortex-M0+ … Continue reading
Posted in ARM, Cortex-M0, EDA360, Silicon Realization, SoC, SoC Realization
Tagged ARM, Cortex, Energy Micro, Freescale, M0, Nuvoton, NXP, Samsung, ST
Leave a comment
Asymmetric, dual-core NXP LPC4300 microcontrollers split tasks between ARM Cortex-M4 and -M0 cores, cost $3.75 and up
NXP Semiconductors announced today that it is now shipping its first LPC4300 dual-core, ARM-based microcontroller—the LPC4350. This microcontroller family packs an asymmetrical pair of 32-bit RISC ARM Cores—an ARM Cortex-M4 and an ARM Cortex-M0—with both processors runing at 204MHz (up … Continue reading
Posted in ARM, Cortex-M0, Cortex-M4, EDA360, Silicon Realization, SoC, SoC Realization
Tagged ARM, Cortex, dual-core, LPC4300, M0, M4, microcontroller, Multicore, NXP
Leave a comment
Power, Performance, Cost. FDSOI lets you pick any three. Want proof? How about an ARM Cortex-M0 processor core example?
Last week, the first session of the International SoC Conference focused on FDSOI (fully depleted silicon-on-insulator) IC fabrication. Now if your thinking resembles mine before I watched this presentation, you think that FDSOI is an advanced IC-fabrication process that gives … Continue reading
Posted in 20nm, ARM, Cortex-M0, FDSOI, Silicon Realization, SoC, SoC Realization
Tagged ARM, Cortex-M0, FDSOI, M0, SOI
Leave a comment
Friday Video: What does it take to get to 20nm? Samsung’s VP of Foundry North America Ana Hunter explains
Samsung has been pushing IC process technology about as hard as any company in the business. It’s foundry business is operating at 65nm and 32/28nm with a 20nm process node in development. (See my recent blog “Samsung 20nm test chip … Continue reading
Posted in 20nm, ARM, EDA360, Silicon Realization, Verification
Tagged Cortex, M0, test chip
Leave a comment
Samsung 20nm test chip includes ARM Cortex-M0 processor core. How many will fit on the head of a pin?
Samsung and Cadence just announced the successful tapeout of a 20nm logic test chip that includes the ARM Cortex-M0 microprocessor core. This announcement is yet more evidence that Moore’s Law is alive and kicking…even below 28nm. This test chip design … Continue reading
Posted in ARM, EDA360, Silicon Realization
Tagged 20nm, 28nm, ARM architecture, Cortex-M0, M0, Thumb, Thumb-2
Leave a comment
EDA360 Insider 