Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
- 2.5D
- 3D
- 3D IC
- 20nm
- 28nm
- 32nm
- 40nm
- Agilent
- Altera
- AMD
- Analog
- Android
- Apple
- ARM
- ARM architecture
- ARM Cortex-A15
- ASIC
- Broadcom
- Cadence
- Canon
- Cortex
- Cortex-A15
- Cortex-M0
- DAC
- Dave Jones
- DDR3
- DDR4
- Double Patterning
- EDA
- EDPS
- Field-programmable gate array
- FinFET
- Flash
- Flash memory
- FPGA
- Freescale
- Freescale Semiconductor
- GlobalFoundries
- IBM
- Intel
- IP
- iPad
- iPhone
- JEDEC
- Jim Hogan
- Kinect
- Linux
- Low Power
- Lytro
- microcontroller
- Micron
- Microsoft
- Mixed Signal
- Multi-core processor
- Nvidia
- OrCAD
- pcb
- Printed circuit board
- Qualcomm
- Robot
- Samsung
- SDRAM
- Snapdragon
- SoC
- STMicroelectronics
- SystemC
- Texas Instruments
- TI
- TSMC
- USB
- verification
- video
- Wide I/O
- Xilinx
Top Posts
Download the EDA360 Vision Paper here:
Tag Archives: Multicore
Want to see the future of low-power SoC design? Have a look into Gary Smith’s crystal ball.
Last week at the Electronic Design Process Symposium held in Monterey, EDA analyst Gary Smith put together a session on low-power design and he prefaced the other presentations with one of his own showing where he though the improvements in … Continue reading
Friday Video: Samsung helps you visualize the benefits of multiple cores
For most engineers, the benefits of having multiple processor cores seem pretty obvious. More resources can do more in less time. However, if you still have trouble visualizing the advantages, here’s Samsung’s 30-second video to clarify things:
3D Week: Wide I/O SDRAM, Network on Chip, Multicore, TSV, Asynchronous Logic—3D SoC stack from CEA-Leti and ST-Ericsson hits all the advanced notes. Can you say “Tour de Force”?
Yesterday, at the RTI 3D Conference, Pascal Vivet from CEA-Leti and Vincent Guérin from ST-Ericsson unveiled a 3D IC project that represents a real Tour de Force of cutting-edge system technology. The quest starts with a key question: “What’s the … Continue reading
Posted in 3D, ARM, EDA360, Silicon Realization, SoC, SoC Realization, System Realization
Tagged 3D, Cadence, Leti, LTE, Multicore, NoC, ST Ericsson, TSV, Wide I/O
Leave a comment
Asymmetric, dual-core NXP LPC4300 microcontrollers split tasks between ARM Cortex-M4 and -M0 cores, cost $3.75 and up
NXP Semiconductors announced today that it is now shipping its first LPC4300 dual-core, ARM-based microcontroller—the LPC4350. This microcontroller family packs an asymmetrical pair of 32-bit RISC ARM Cores—an ARM Cortex-M4 and an ARM Cortex-M0—with both processors runing at 204MHz (up … Continue reading
Posted in ARM, Cortex-M0, Cortex-M4, EDA360, Silicon Realization, SoC, SoC Realization
Tagged ARM, Cortex, dual-core, LPC4300, M0, M4, microcontroller, Multicore, NXP
Leave a comment
AppliedMicro demos FPGA emulation of multicore server chip based on new 64-bit ARMv8 architecture
OK, well that didn’t take very long at all. Minutes after ARM rolled out the 64-bit ARMv8 architecture announcement at ARM TechCon 2011, AMCC announced that it will be producing a multicore server chip dubbed “X-Gene” based on the new … Continue reading
Posted in ARM
Tagged Applied Micro Circuits Corporation, ARM architecture, ARM TechCon 2011, ARMv8, FPGA, Multicore
Leave a comment