Tag Archives: Munich

Optimizing ARM-based advanced-node SoCs at 28nm and 20nm? Learn how to optimize for power, performance, and area on May 14 in Munich.

Physical-aware synthesis and clock-concurrent optimization are two new ways to optimize your ARM-based advanced-node or mixed-signal SoCs for power, performance, and area (PPA). CDNLive! EMEA includes a Techtorial focusing on several methods of PPA optimization for ARM-based advanced-node SoCs at … Continue reading

Posted in 20nm, 28nm, ARM, EDA360, Silicon Realization, SoC, SoC Realization | Tagged , | Leave a comment