Tag Archives: parallel computing

3D Thursday: Three on 3D—papers from ISSCC

San Francisco Tech writer Rik Myslewski just published a long article on the UK’s “The Register” Web site covering three 3D papers given at last week’s ISSCC. The papers were presented by IBM (“3D system prototype of an eDRAM cache … Continue reading

Posted in 3D, EDA360, Silicon Realization, SoC, SoC Realization | Tagged , , , , , | Leave a comment