Tag Archives: PCIe Gen3

Intel’s Knut Grimsrud explains how to get another 20x improvement in SSD performance

“The coolest consumer devices use NVM (non-volatile memory)” said Intel Fellow Knut Grimsrud, who gave a keynote speech at this week’s Flash Memory Summit http://www.flashmemorysummit.com. We’ve seen SSD (solid-state disk) performance advances on the order of 20x from 2005 through … Continue reading

Posted in EDA360, SoC Realization, System Realization | Tagged , | 4 Comments

Detailed analysis of the Cadence PCIe Gen 3 IP and VIP launch from SemiWiki’s Eric Esteve

A bit of analysis and a little history goes a long way to fleshing out the product announcement of Cadence’s PCIe Gen 3 IP and VIP offerings. This just-published analysis by SemiWiki’s Eric Esteve provides both.

Posted in EDA360, IP, SoC Realization, Verification | Tagged , , | Leave a comment