Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
2.5D 3D 3D IC 20nm 28nm 32nm 40nm Agilent Altera AMD Analog Android Apple ARM ARM architecture ARM Cortex-A15 ASIC Broadcom Cadence Canon Cortex Cortex-A15 Cortex-M0 DAC Dave Jones DDR3 DDR4 Double Patterning EDA EDPS Field-programmable gate array FinFET Flash Flash memory FPGA Freescale Freescale Semiconductor GlobalFoundries Google IBM Intel IP iPad iPhone JEDEC Jim Hogan Kinect Linux Low Power Lytro microcontroller Micron Microsoft Mixed Signal Multi-core processor Nvidia OrCAD pcb Printed circuit board Qualcomm Robot Samsung SDRAM Snapdragon SoC STMicroelectronics SystemC Texas Instruments TI TSMC USB verification video Wide I/O XilinxTop Posts
- 3D Thursday (early): Steve’s Improbable History of 3D ICs? Six decades of 3D electronic packaging
- 3D Thursday: Intel and FinFETs (Tri-Gate transistors)—a different kind of 3D
- 3D Thursday: Altera adds Avago MicroPOD optical interconnects to FPGA package to handle bidirectional 100Gbps Ethernet
- Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (PREVIEW!)
- 3-processor SoC for digital still cameras incorporates an ARM 1136J-S RISC processor core plus separate image and video processors
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
- Cadence announces synthesizable 40G and 100G Ethernet Controller, PCS, and BEAN (Backplane Ethernet Auto-Negotiation) IP
- 3D Thursday: Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (UPDATED!)
- 3D Thursday: More on the Xilinx Virtex 7 with 2.5D tiling. Wave of the future or stopgap measure?
- Friday Video: The Easter Egg in the Agilent InfiniiVision 3000 X-Series DSO
Download the EDA360 Vision Paper here:
Tag Archives: Steve Jobs
Apple reports selling $1B of iPhone 4S Smartphones in three days. Is apps-driven design working as well for you?
Apple announced today that it has sold more than 4 million iPhone 4S smartphones since first product availability on Friday. That’s 4 million units in three days selling for $199 at AT&T to $649 for an unlocked iPhone 4S bought … Continue reading
Posted in EDA360, iOS, Silicon Realization, SoC, SoC Realization, System Realization
Tagged Apple, iPhone, iPhone 4, Siri, Steve Jobs, Zaphod Beeblebrox
Leave a comment
Jim Hogan coins “Jobs’ Law” and nails it to the door of System and SoC Realization
Jim “make me some money” Hogan, perhaps the most visible VC in EDA, has just published an article titled “Jobs’ Law” on the System-Level Design Community Web site where he defines Jobs’ Law (Jobs, Steve Jobs, who shakes whole industries … Continue reading
Posted in EDA360, Firmware, IP, Silicon Realization, SoC Realization, System Realization
Tagged Apple, Jim Hogan, Nvidia, Steve Jobs
Leave a comment
Apps-Driven: John Sculley on Steve Jobs as Apple’s System Designer
“Steve is a systems designer. He simplifies complexity.” That’s one of the ways John Sculley, outcast former Apple CEO, describes Steve Jobs in a Bloomberg Businessweek interview. In another recent interview published on Cult of Mac, Sculley lists Jobs’ 11-step … Continue reading
