Tag Archives: Synchronous dynamic random access memory

The DDR4 SDRAM spec and SoC design. What do we know now?

DDR4 SDRAM is coming. JEDEC may not have released the final spec yet but Samsung made the first DDR4 memory chip announcement in January of this year—a 2133MHz device built with a 30nm process technology—and Hynix followed suit in April … Continue reading

Posted in EDA360, IP, Silicon Realization, SoC Realization, System Realization, Verification | Tagged , , , , | Leave a comment