Tag Archives: Xilinx

3D Thursday: Hybrid Memory Cube—wide I/O only more so—gets an industry consortium

Posted on October 13, 2011 by sleibson2

Back in August, I wrote about the 3D SDRAM assembly called the Micron Hybrid Memory Cube (HMC, see “Want to know more about the Micron Hybrid Memory Cube (HMC)? How about its terabit/sec data rate?”) and I called it a … Continue reading →

Posted in 3D, EDA360, Memory, Samsung, SoC Realization | Tagged Altera, HMC, HMCC, Hybrid Memory Cube, Micron, Open-Silicon, Xilinx | Leave a comment

The other shoe drops: Altera introduces SoC FPGA, mates ARM Cortex-A9 dual-core processor complex with FPGA fabric

Posted on October 11, 2011 by sleibson2

It’s been more than a year and a half since Xilinx first started to talk publicly about the fusion of processors and FPGAs—a product now known as Zynq. It seemed inevitable that Altera would eventually counter with a competing product … Continue reading →

Posted in 28nm, ARM, EDA360, Silicon Realization, SoC, SoC Realization | Tagged Altera, Cortex-A9, FPGA, Xilinx, Zynq | Leave a comment

3D Thursday: Do dis-integrated circuits reside in a 3D future? Does anyone (besides me) remember Project Tinkertoy?

Posted on October 6, 2011 by sleibson2

I recently ran into this unusual article written by Joe Fjelstad and published on the Global SMT & Packaging Web site. The article discusses the possibility of building hybrid chips using a brick-and-mortar approach as advocated by a joint paper … Continue reading →

Posted in 3D, Silicon Realization | Tagged FPGA, Xilinx | Leave a comment

Fire lasers! An EDA360, System Realization, and SoC Realization case study with military lasers, processors, and FPGAs

Posted on August 2, 2011 by sleibson2

Robert S Grimes’ recently published development story is a good case study in System Realization and SoC Realization. Grimes developed a quad laser control system for a high-power military application and the article he’s published in EETimes—Designing with core-based high-density … Continue reading →

Posted in EDA360, SoC Realization, System Realization | Tagged FPGA, Xilinx | Leave a comment

6-Part series of blog posts on 28nm low-power design

Posted on July 11, 2011 by sleibson2

Over the past week, I’ve published a 6-part series of blog posts based on the Xilinx White Paper describing how the company developed the low-power aspects of its Series-7 FPGA families. The lessons apply to any team developing ASICs and … Continue reading →

Posted in EDA360, Low Power, Silicon Realization, SoC Realization | Tagged 28nm, FPGA, Low Power, process technology, Xilinx | Leave a comment

Xilinx 28nm low-power SoC design class, part 6: Vccaux, the “other” power supply

Posted on July 8, 2011 by sleibson2

Xilinx wants you to have a quick course in 28nm low-power SoC design… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let that title fool you. This … Continue reading →

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged Field-programmable gate array, FPGA, Low Power, Xilinx | Leave a comment

Xilinx 28nm low-power SoC design class, part 5: Intelligent clock gating

Posted on July 7, 2011 by sleibson2

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged Field-programmable gate array, FPGA, Low Power, Xilinx | Leave a comment

Xilinx 28nm low-power SoC design class, part 4: Power gating RAMs

Posted on July 6, 2011 by sleibson2

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged Field-programmable gate array, FPGA, Xilinx | Leave a comment

Xilinx 28nm low-power SoC design class, part 3: Optimizing the transistor mix

Posted on July 5, 2011 by sleibson2

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged Field-programmable gate array, FPGA, TSMC, Xilinx | Leave a comment

Xilinx 28nm low-power SoC design class, part 2: Process Technology

Posted on July 4, 2011 by sleibson2

Posted in EDA360, Silicon Realization, SoC Realization, System Realization | Tagged Field-programmable gate array, FPGA, TSMC, Xilinx | Leave a comment

3D Thursday: 28nm design and 2.5D packaging saves Xilinx a ton of power. You can too even if you’re not designing FPGAs!

Posted on June 29, 2011 by sleibson2

Want an advanced course in low-power design alternatives for advanced-process SoC design? Xilinx wants you to have one… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let … Continue reading →

Posted in 3D, EDA360, Silicon Realization, SoC Realization | Tagged 2.5D, 3D, FPGA, Xilinx | Leave a comment

3D Thursday: 3D-IC Design Tools and Services Tour Guide is just in time for DAC. You can download a copy now.

Posted on May 26, 2011 by sleibson2

The GSA has just issued a 3D-IC tools and services guide in time for DAC. This 62-page guide provides eight pages of background info on the state of 3D assembly technology based on public information like that provided by Xilinx … Continue reading →

Posted in 3D, EDA360, Silicon Realization, SoC Realization, System Realization | Tagged 2.5D, 3D, FPGA, GSA, Virtex 7, Xilinx | Leave a comment

3D Thursday: More on the Xilinx Virtex 7 with 2.5D tiling. Wave of the future or stopgap measure?

Posted on April 21, 2011 by sleibson2

Last November, I wrote a blog entry about Xilinx’ plan to use 2.5D assembly techniques to create large Virtex 7 FPGAs using tiled 28nm silicon with interposers. (See “Need really big FPGAs? Xilinx will be taking the “3D” route for … Continue reading →

Posted in 3D, EDA360, Silicon Realization | Tagged 2.5D, FPGA, Virtex 7, Xilinx | 6 Comments

Friday video (2fer): 28nm FPGA videos from Xilinx and Altera

Posted on March 25, 2011 by sleibson2

Recently, Xilinx announced shipping early samples of its 28nm Kintex-7 FPGAs. Now 28nm is the current bleeding-edge process node for logic processes and it’s no small feat to start shipping parts—even early engineering samples—at this node. Here’s a video of … Continue reading →

Posted in EDA360, Silicon Realization | Tagged Altera, FPGA, Xilinx | Leave a comment

Need really big FPGAs? Xilinx will be taking the “3D” route for initial Virtex 7 parts

Posted on November 16, 2010 by sleibson2

Ivo Bolsens, the Xilinx CTO and Senior VP, presented a keynote at the 8th International SoC Conference a couple of weeks ago and one of the aspects of FPGA development that he discussed was Xilinx’ plan for creating large-capacity Virtex … Continue reading →

Posted in EDA360, Silicon Realization | Tagged 3D, FPGA, Xilinx | Leave a comment

Tag Archives: Xilinx

3D Thursday: Hybrid Memory Cube—wide I/O only more so—gets an industry consortium

The other shoe drops: Altera introduces SoC FPGA, mates ARM Cortex-A9 dual-core processor complex with FPGA fabric

3D Thursday: Do dis-integrated circuits reside in a 3D future? Does anyone (besides me) remember Project Tinkertoy?

Fire lasers! An EDA360, System Realization, and SoC Realization case study with military lasers, processors, and FPGAs

6-Part series of blog posts on 28nm low-power design

Xilinx 28nm low-power SoC design class, part 6: Vccaux, the “other” power supply

Xilinx 28nm low-power SoC design class, part 5: Intelligent clock gating

Xilinx 28nm low-power SoC design class, part 4: Power gating RAMs

Xilinx 28nm low-power SoC design class, part 3: Optimizing the transistor mix

Xilinx 28nm low-power SoC design class, part 2: Process Technology

3D Thursday: 28nm design and 2.5D packaging saves Xilinx a ton of power. You can too even if you’re not designing FPGAs!

3D Thursday: 3D-IC Design Tools and Services Tour Guide is just in time for DAC. You can download a copy now.

3D Thursday: More on the Xilinx Virtex 7 with 2.5D tiling. Wave of the future or stopgap measure?

Friday video (2fer): 28nm FPGA videos from Xilinx and Altera

Need really big FPGAs? Xilinx will be taking the “3D” route for initial Virtex 7 parts

Search EDA360 Insider

Hey!!! Subscribe now to the EDA360 Insider!

Recent Posts

EDA360 Tag Cloud

Top Posts

Download the EDA360 Vision Paper here:

Download the NEW Cadence 3D White Paper

Download the Cadence Silicon Realization White Paper here:

Download free EDA360 Wrapping Paper

Visit Cadence’s Web site:

Read Richard Goering’s EDA Blog “Industry Insights”

About the author: