Tag Archives: GDDR5

Zowie! More than 50 x86 cores on the Intel Knights Corner Manycore Coprocessor

Posted on August 28, 2012 by

Today at the Hot Chips 24 conference, George Chrysos discussed the Intel MIC (Many Integrated Core) architecture of the Knights Bridge chip, to be formally called the Intel Xeon Phi coprocessor. This chip runs Linux, but it’s designed to act … Continue reading →

Posted in EDA360, Silicon Realization, SoC, SoC Realization, System Realization | Tagged , , , , , | 2 Comments

What would you do with a 23,000-simultaneous-thread school of piranha?…asks NVIDIA

Posted on September 14, 2011 by

Last night, Michael Shebanow took members of the local IEEE Computer Society deep into the world of graphics processing and graphics processing units (GPUs). Over an hour and a half, he revealed some interesting and surprising facets to the topic. … Continue reading →

Posted in EDA360, Silicon Realization, SoC Realization, System Realization | Tagged , , , , | Leave a comment