Tag Archives: IP

Gary Smith’s Sunday Pre-DAC talk to focus on Multi-platform-based SoC Design Methodology

Posted on May 8, 2012 by

For years, EDA Analyst Gary Smith has given a pre-DAC talk on the major trends in EDA and in the design of SoCs and ICs. This year is no exception. Smith has reserved Salon 6 at the San Francisco Marriott … Continue reading →

Posted in EDA360, SoC Realization | Tagged , , , , , | Leave a comment

Tales from the EDA CEOs: The EDAC panel talks about IP and SoC integration, power, and other topics

Posted on March 6, 2012 by

Richard Goering has written up last week’s EDA CEO panel, sponsored by EDAC (the EDA Consortium). The panel took place at the Silicon Valley Bank’s headquarters in Santa Clara, California and featured CEOs from four EDA companies—Cadence (Lip-Bu Tan), Gradient … Continue reading →

Posted in 3D, Apps, EDA360, Silicon Realization, SoC, SoC Realization, System Realization | Tagged , , , , , , , , | Leave a comment

The value of IP Subsystems for ASIC and SoC Realization teams—Richard Goering interviews ChipEstimate’s Adam Traidman

Posted on February 27, 2012 by

Richard Goering recently interviewed the founder of ChipEstimate.com, Adam Traidman, in his Industry Insights blog and covered a range of IP topics. I found Adam’s take on IP Subsystems particularly interesting: “In my mind an IP subsystem is a set … Continue reading →

Posted in EDA360, IP, SoC, SoC Realization, System Realization | Tagged , , , , | Leave a comment

Semico to hold IP Ecosystem conference in Silicon Valley on May 16

Posted on February 24, 2012 by

Chips no longer get designed without a substantial amount of commercial IP (both design IP and verification IP) and the business is now plenty big enough to merit its own conference. So research firm Semico is holding the IMPACT conference … Continue reading →

Posted in EDA360, IP, SoC, SoC Realization | Tagged , , , | Leave a comment

Who else wants to see a 60x speedup in DFM signoff on a 28nm design?

Posted on August 29, 2011 by

Rambus has announced that it achieved a 60x speedup in DRC for an IP design targeting a 28nm process technology using GLOBALFOUNDRIES’ DRC+ methodology. This approach to DRC is interesting because it’s the industry’s first approach to DRC that teams … Continue reading →

Posted in EDA360, Globalfoundries, Silicon Realization | Tagged , , , , , | Leave a comment

Amazon’s cloud service crash permanently lost data. Think this has implications for EDA?

Posted on April 28, 2011 by

Today, MSNBC’s Technolog carries an article by Henry Blodget that discusses another aftermath of the Amazon EC2 (Elastic Compute Cloud) services failure: lost data. The article quotes a letter from Amazon stating: “A few days ago we sent you an … Continue reading →

Posted in EDA360, IP | Tagged , , , | Leave a comment