Tag Archives: Field-programmable gate array

Hot Chips 24 in August will feature a 3D tutorial plus details of new chips from AMD, Intel, Xilinx, and more

This year’s Hot Chips conference takes place on August 24-29 in a new venue: The Flint Center for the Performing Arts in Cupertino, CA. On the afternoon of August 27, there’s a die-stacking tutorial with presentations from AMD, Amkor, SK … Continue reading

Posted in EDA360 | Tagged , , , , , , | Leave a comment

System EDA tools attack today’s great bugaboo for SoC Realization: The Software Development Overhang

Today at the North American System C Users Group (NASCUG) meeting in San Jose, the Cadence Group Director of Product Marketing for System Development Frank Schirrmeister gave a really great overview and value proposition for extensive use of System Development … Continue reading

Advertisement

Posted in EDA360, FPGA prototyping, SoC, SoC Realization, System Realization, SystemC, TLM, Verification, VIP, Virtual Prototyping | Tagged , , , , , , , , | 1 Comment

Xilinx 28nm low-power SoC design class, part 6: Vccaux, the “other” power supply

Xilinx wants you to have a quick course in 28nm low-power SoC design… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let that title fool you. This … Continue reading

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged , , , | Leave a comment

Xilinx 28nm low-power SoC design class, part 5: Intelligent clock gating

Xilinx wants you to have a quick course in 28nm low-power SoC design… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let that title fool you. This … Continue reading

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged , , , | Leave a comment

Xilinx 28nm low-power SoC design class, part 4: Power gating RAMs

Xilinx wants you to have a quick course in 28nm low-power SoC design… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let that title fool you. This … Continue reading

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged , , | Leave a comment

Xilinx 28nm low-power SoC design class, part 3: Optimizing the transistor mix

Xilinx wants you to have a quick course in 28nm low-power SoC design… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let that title fool you. This … Continue reading

Posted in EDA360, Low Power, Silicon Realization, SoC Realization, System Realization | Tagged , , , | Leave a comment

Xilinx 28nm low-power SoC design class, part 2: Process Technology

Xilinx wants you to have a quick course in 28nm low-power SoC design… for free. The company recently published a White Paper titled “Lowering Power at 28nm with Xilinx 7 Series FPGAs” but don’t let that title fool you. This … Continue reading

Posted in EDA360, Silicon Realization, SoC Realization, System Realization | Tagged , , , | Leave a comment