Tag Archives: Multi-core processor

A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle

Posted on September 17, 2012 by sleibson2

Jack Ganssle has just published the latest edition of his Embedded Muse newsletter with a very informative, hands-on look at the ARM Cortex-M4 and –M0 processor cores in the NXP LPC4350. In particular, Jack looked at processing speed and power … Continue reading →

Posted in ARM, Cortex-M0, Cortex-M4, System Realization | Tagged , , , , , , | Leave a comment

Cavium “Thunders” approval of 64-bit ARM v8 processor cores for cloud and server apps

Posted on August 2, 2012 by sleibson2

In an unusual press release, network processor vendor Cavium has revealed plans for Project Thunder,” which will develop a family of multi-core SoCs based on the 64-bit ARM v8 processor architecture. The processors will be full-custom cores based on the … Continue reading →

Posted in ARM, EDA360, Silicon Realization, SoC, SoC Realization | Tagged , , , , , | Leave a comment

Whether or not you’re using their devices, you might want to get this CriticalBlue embedded multicore software training, courtesy of Freescale

Posted on July 9, 2012 by sleibson2

For $99—breakfast, lunch, and hardware included—you can get a day’s worth of exposure to CriticalBlue’s approach to embedded multicore software development. According to Microprocessor Report, CriticalBlue’s Prism is “a code-analysis tool that helps developers extract thread-level and system-level parallelism from … Continue reading →

Posted in EDA360, Multicore, System Realization | Tagged , , , , | Leave a comment

Multicore, the Memory Wall, and Numerical Compression—FREE Webcast now available

Posted on May 1, 2012 by sleibson2

Last month I posted a review of Al Wegener’s terrific IEEE Computer Society presentation “Multicore, the Memory Wall, and Numerical Compression.” (See “Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?”) … Continue reading →

Posted in EDA360, Memory, System Realization | Tagged , , , , , | Leave a comment

Playing poker with applications processors: Can two ARM Cortex-A15 cores beat four ARM Cortex-A9 cores?

Posted on February 27, 2012 by sleibson2

One maxim in the multicore biz is that more (processor cores) is better. Is that really true? All the time? “No” says Texas Instruments. In connection with this weeks (MWC) Mobile World Congress neing held in Barcelona, Texas instruments has … Continue reading →

Posted in ARM, Cortex-A15, Cortex-A9, EDA360, IP, Silicon Realization, SoC, SoC Realization, System Realization, Texas instruments | Tagged , , , , , , | Leave a comment

More news on the asymmetric processing SoC front

Posted on December 7, 2011 by sleibson2

Back in October during ARM TechCon, Freescale announced plans to produce a family of chips based on a platform built around a pair of asymmetric processor cores: the ARM Cortex-A5 and Cortex-M4. Freescale’s dual-core approach is similar in concept to … Continue reading →

Posted in ARM, Cortex-A5, Cortex-M4, EDA360, SoC, SoC Realization, System Realization | Tagged , , , , , | Leave a comment

What can 20MW Exascale computers teach us about SoC Realization?

Posted on November 29, 2011 by sleibson2

I regularly write about Deepak Sekar’s blogs and his latest entry about a talk given by NVIDIA’s Chief Scientist Bill Dally is causing me to quote from Sekar’s blog once again. Sekar is MonolithIC 3D’s Chief Scientist, so I suppose … Continue reading →

Posted in ARM, Cortex-A7, EDA360, SoC, SoC Realization, System Realization | Tagged , , , , , | 2 Comments

Want to start writing code for the two ARM Cortex-A9 processors on the Xilinx Zynq-7000 EPP right now? Virtual Platform makes it possible

Posted on October 26, 2011 by sleibson2

As of today, you can start to develop application software for the Xilinx Zynq-7000 family of Extensible Processing Platforms (EPP) using a virtual prototyping platform announced today and jointly developed by Xilinx and Cadence. The virtual platform provides an accurate … Continue reading →

Posted in Apps, ARM, Cortex-A9, EDA360, FPGA prototyping, SoC Realization, System Realization, TLM, Virtual Prototyping | Tagged , , , , , | Leave a comment

ARM adds ARM Cortex-A15 and Cortex-R5 models to Fast Models 6.1 release, making these cores immediately available to System Realization teams

Posted on July 27, 2011 by sleibson2

ARM’s latest release of its Fast Models (v6.1) adds support for the ARM Cortex-A15 and Cortex-R5 processor cores. Fast Models are a real boon to System Realization teams because they provide a very easy way to test out large amounts … Continue reading →

Posted in ARM, CDNLive!, EDA360, System Realization | Tagged , , , , | Leave a comment