Search EDA360 Insider
Hey!!! Subscribe now to the EDA360 Insider!
-
Recent Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud
- 2.5D
- 3D
- 3D IC
- 20nm
- 28nm
- 32nm
- 40nm
- Agilent
- Altera
- AMD
- Analog
- Android
- Apple
- ARM
- ARM architecture
- ARM Cortex-A15
- ASIC
- Broadcom
- Cadence
- Canon
- Cortex
- Cortex-A15
- Cortex-M0
- DAC
- Dave Jones
- DDR3
- DDR4
- Double Patterning
- EDA
- EDPS
- Field-programmable gate array
- FinFET
- Flash
- Flash memory
- FPGA
- Freescale
- Freescale Semiconductor
- GlobalFoundries
- IBM
- Intel
- IP
- iPad
- iPhone
- JEDEC
- Jim Hogan
- Kinect
- Linux
- Low Power
- Lytro
- microcontroller
- Micron
- Microsoft
- Mixed Signal
- Multi-core processor
- Nvidia
- OrCAD
- pcb
- Printed circuit board
- Qualcomm
- Robot
- Samsung
- SDRAM
- Snapdragon
- SoC
- STMicroelectronics
- SystemC
- Texas Instruments
- TI
- TSMC
- USB
- verification
- video
- Wide I/O
- Xilinx
Top Posts
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Ingenious architectural features allow ST to extract maximum performance from new microcontroller family based on ARM Cortex-M4. Cost: less than 6 bucks in 1000s
- ARM drops Cortex-A7 core on unsuspecting market, devastates low-power SoC and application-processor landscapes. What’s it all mean?
- 3D Thursday: More on the Xilinx Virtex 7 with 2.5D tiling. Wave of the future or stopgap measure?
- Microprocessor Report publishes extremely interesting comparison of STMicroelectronics SPEAr-1300 and Xilinx Zynq ARM-based, dual core application processors
- ARM adds ARM Cortex-A15 and Cortex-R5 models to Fast Models 6.1 release, making these cores immediately available to System Realization teams
- 3D Thursday: How Xilinx developed a 2.5D strategy for making the world’s largest FPGA and what the company might do next with the technology
- Friday Video: Ready for a little mobile phone teardown archaeology? Dave Jones compares state of the art in 1994 (Motorola) with an evolved 2000 (Nokia)
- Want details on the TSMC 20nm process technology?
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
Download the EDA360 Vision Paper here:
Tag Archives: Multi-core processor
A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
Jack Ganssle has just published the latest edition of his Embedded Muse newsletter with a very informative, hands-on look at the ARM Cortex-M4 and –M0 processor cores in the NXP LPC4350. In particular, Jack looked at processing speed and power … Continue reading
Posted in ARM, Cortex-M0, Cortex-M4, System Realization
Tagged ARM architecture, ARM Cortex-M0, ARM Cortex-M4, Jack Ganssle, microcontroller, Multi-core processor, SIMD
Leave a comment
Cavium “Thunders” approval of 64-bit ARM v8 processor cores for cloud and server apps
In an unusual press release, network processor vendor Cavium has revealed plans for Project Thunder,” which will develop a family of multi-core SoCs based on the 64-bit ARM v8 processor architecture. The processors will be full-custom cores based on the … Continue reading
Posted in ARM, EDA360, Silicon Realization, SoC, SoC Realization
Tagged ARM architecture, ARM v8, Cavium, Cavium Networks, MIPS architecture, Multi-core processor
Leave a comment
Whether or not you’re using their devices, you might want to get this CriticalBlue embedded multicore software training, courtesy of Freescale
For $99—breakfast, lunch, and hardware included—you can get a day’s worth of exposure to CriticalBlue’s approach to embedded multicore software development. According to Microprocessor Report, CriticalBlue’s Prism is “a code-analysis tool that helps developers extract thread-level and system-level parallelism from … Continue reading
Multicore, the Memory Wall, and Numerical Compression—FREE Webcast now available
Last month I posted a review of Al Wegener’s terrific IEEE Computer Society presentation “Multicore, the Memory Wall, and Numerical Compression.” (See “Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?”) … Continue reading
Posted in EDA360, Memory, System Realization
Tagged Hardware, IEEE Computer Society, Memory, Multi-core processor, Samplify Systems, Wegener
Leave a comment
Playing poker with applications processors: Can two ARM Cortex-A15 cores beat four ARM Cortex-A9 cores?
One maxim in the multicore biz is that more (processor cores) is better. Is that really true? All the time? “No” says Texas Instruments. In connection with this weeks (MWC) Mobile World Congress neing held in Barcelona, Texas instruments has … Continue reading
More news on the asymmetric processing SoC front
Back in October during ARM TechCon, Freescale announced plans to produce a family of chips based on a platform built around a pair of asymmetric processor cores: the ARM Cortex-A5 and Cortex-M4. Freescale’s dual-core approach is similar in concept to … Continue reading
Posted in ARM, Cortex-A5, Cortex-M4, EDA360, SoC, SoC Realization, System Realization
Tagged 9845, ARM architecture, Freescale, HP, Multi-core processor, NXP Semiconductors
Leave a comment
What can 20MW Exascale computers teach us about SoC Realization?
I regularly write about Deepak Sekar’s blogs and his latest entry about a talk given by NVIDIA’s Chief Scientist Bill Dally is causing me to quote from Sekar’s blog once again. Sekar is MonolithIC 3D’s Chief Scientist, so I suppose … Continue reading
Posted in ARM, Cortex-A7, EDA360, SoC, SoC Realization, System Realization
Tagged Bill Dally, Exascale computing, Moore's law, Multi-core processor, Nvidia, Sekar
2 Comments
Want to start writing code for the two ARM Cortex-A9 processors on the Xilinx Zynq-7000 EPP right now? Virtual Platform makes it possible
As of today, you can start to develop application software for the Xilinx Zynq-7000 family of Extensible Processing Platforms (EPP) using a virtual prototyping platform announced today and jointly developed by Xilinx and Cadence. The virtual platform provides an accurate … Continue reading
Posted in Apps, ARM, Cortex-A9, EDA360, FPGA prototyping, SoC Realization, System Realization, TLM, Virtual Prototyping
Tagged ARM Cortex-A9, Cadence, Linux, Multi-core processor, SystemC, Xilinx
Leave a comment
ARM adds ARM Cortex-A15 and Cortex-R5 models to Fast Models 6.1 release, making these cores immediately available to System Realization teams
ARM’s latest release of its Fast Models (v6.1) adds support for the ARM Cortex-A15 and Cortex-R5 processor cores. Fast Models are a real boon to System Realization teams because they provide a very easy way to test out large amounts … Continue reading
Posted in ARM, CDNLive!, EDA360, System Realization
Tagged A15, ARM, ARM architecture, Cortex-A15, Multi-core processor
Leave a comment
EDA360 Insider 