Search EDA360 Insider
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Friday Video: SoC in tiny 500mg backpack transforms cockroach into radio-controlled exploration vehicle
- Friday Video: A different kind of fab with some very, very cool machines
- Friday Video: Get the latest skinny on the IPC-2581 open interchange standard for PCB design
- Smartphones: Where PCIe has not gone before—but will. Sooner rather than later.
EDA360 Tag Cloud2.5D 3D 3D IC 20nm 28nm 32nm 40nm Agilent Altera AMD Analog Android Apple ARM ARM architecture ARM Cortex-A15 ASIC Broadcom Cadence Canon Cortex Cortex-A15 Cortex-M0 DAC Dave Jones DDR3 DDR4 Double Patterning EDA EDPS Field-programmable gate array FinFET Flash Flash memory FPGA Freescale Freescale Semiconductor GlobalFoundries Google IBM Intel IP iPad iPhone JEDEC Jim Hogan Kinect Linux Low Power Lytro microcontroller Micron Microsoft Mixed Signal Multi-core processor Nvidia OrCAD pcb Printed circuit board Qualcomm Robot Samsung SDRAM Snapdragon SoC STMicroelectronics SystemC Texas Instruments TI TSMC USB verification video Wide I/O Xilinx
- A head-to-head comparison of the ARM Cortex-M4 and –M0 processor cores by Jack Ganssle
- Ingenious architectural features allow ST to extract maximum performance from new microcontroller family based on ARM Cortex-M4. Cost: less than 6 bucks in 1000s
- 3D Thursday: Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (UPDATED!)
- Today’s Apple iPhone 4S intro emphasizes apps. Built-in apps
- Who wants more technical detail on the Altera SoC FPGA? Altera says…you!
- 3D Thursday: Want to see a closeup of the TSMC 3D IC test vehicle?
- 3D Thursday: Altera adds Avago MicroPOD optical interconnects to FPGA package to handle bidirectional 100Gbps Ethernet
- What’s it take to design DDR4 into your next SoC? Newly released DFI 3.0 Spec opens the flood gates for DDR4 design
- Collaboration is key to making DFM work at 28nm and below
- ICCAD Keynote: Design of Secure Systems – Where are the EDA Tools?
Download the EDA360 Vision Paper here:
Category Archives: Packaging
3D Thursday: Intel Penwell SoC for mobile phones employs POP (package-on-package) LPDDR2 SDRAM to reduce power
Wednesday at the Hot Chips 24 conference, Rumi Zahir of Intel discussed the company’s Penwell SoC designed for cell phone handsets. The SoC is employed in the Medfield cellular handset design and it’s based on the Intel Atom x86 processor … Continue reading
Mr. 3D IC—aka Herb Reiter—spoke to an attentive group of packaging experts about the state of 3D IC technical and business development today at a MEPTEC luncheon held at the “luxurious” Biltmore Hotel in cental Silicon Valley. I’ve written about … Continue reading
Moore’s Law is not dead but the vital signs have clearly changed. That was the key message I heard from Dr. Subramanian Iyer, Fellow and Chief Technologist at the IBM Systems & Technology Group, during the GSA Silicon Summit held … Continue reading
3D Thursday: Electronics Component and Technologies Conference in San Diego features several 3D learning opportunities. May 29-June 1.
The Electronics Component and Technologies Conference being held in San Diego on May 29-June 1 will provide you with several significant opportunities to come up to speed on 3D IC assembly and related topics including: Session 1 on 3D Interconnect … Continue reading
3D Thursday: Practical Approaches to 3-D IC—TSV/Silicon Interposer and Wide IO Implementation From People Who Have Been There, Done That
If you’re like me, you’ve heard more than enough theory about 3D IC assembly and you’re ready to get on with the main event and design something. Want to hear about 3D IC technology that works? Now? Then you will … Continue reading
Earlier this month at EDPS, Marc Greenberg, Director of Product Marketing for the Cadence Design IP Group, said that Wide I/O SDRAM memory was going to drive the earliest adoption of 3D IC assembly techniques. Not simply because Wide I/O … Continue reading
3D InCites just published a short piece on glass interposers for 3D ICs, as discussed at the 2012 IMAPS International Device Packaging conference, held March 5-8 in Scottsdale, AZ. If you’re interested in seeing a more technical presentation on the … Continue reading
Rick Cassidy, president of TSMC North America, gave a keynote speech at CDNLive! Silicon Valley this week and discussed 3D IC assembly in the context of Moore’s Law. “I think we can actually beat Moore,” he said after discussing planar … Continue reading
3D Thursday: Altera adds Avago MicroPOD optical interconnects to FPGA package to handle bidirectional 100Gbps Ethernet
This week at the Optical Fibre Communication Conference and Exposition (OFC) in Los Angeles, Altera demonstrated a specially modified Stratix IV FPGA that handled bidirectional 100Gbps Ethernet (100GbE) traffic over a pair of IC-package-mounted Avago MicroPOD multi-lane optical transceivers. The … Continue reading
This week in the Microprocessor Report, the Linley Group announced its Analysts’ Choice Award winners and declared the ARM big.LITTLE multicore IP architecture as the best processor IP of the year: “Designed to extend battery life by up to 70%, … Continue reading
3D Thursday: Cypress subsidiary Deca Technologies is onto making silicon interposers for 2.5D packaging in a big way. What if 2.5D got really cheap?
Last week, Deca Technologies unstealthed. I found out through an article in the San Jose Mercury News. Deca is an independent subsidiary of Cypress Semiconductor. I zipped to the Deca Web site (once I located it), and found this quote … Continue reading
Who else wants to learn high-speed PCB design and signal integrity analysis from world-renown expert Robert Hanson—for FREE?
Do the words “high-speed PCB design” make you twitch uncontrollably? How about “signal integrity analysis”? “Crosstalk”? Perhaps the phrase “complex power-delivery networks” is your nemesis. All of these topics can be real bears to deal with when you are laying … Continue reading
3D Thursday: AMD Radeon E6460 embedded graphics processor employs two kinds of 3D assembly. One may really surprise you
Earlier this week, AMD launched the Radeon E6460 embedded GPU (graphics processor, see photo below). It’s an entry-level GPU with more than 2x the performance of the previous-generation Radeon E2400 GPU. To get the desired performance from this GPU—it’s capable … Continue reading
You can read an excellent new article on test challenges for 3D IC design here. The article was written by Samta Bansal of Cadence and Herb Reiter, Chair of the GSA’s 3D-IC working Group. The article discusses the key differences … Continue reading
3D Thursday: Feedback on last week’s blog post about 3M/IBM agreement to work on heat-conductive 3D assembly adhesives
Last Thursday, I wrote a blog entry on the agreement between IBM and 3M to develop advanced adhesives to aid in 3D die-stack assembly and heat removal. (See “3D Thursday: Can IBM and 3M really build a 3D, 100-chip stairway … Continue reading
IBM and 3M have announced a program to develop heat-dissipating adhesives that would permit the construction of tall, 3D “towers” of silicon chips in 3D assemblies. The stated target: 100 stacked chips. Some things about 3D assembly are absolutely uncontroversial: … Continue reading
Although it’s not presented at a 3D story to the public, the Raspberry Pi Foundation’s $25 alpha board based on a 700MHz ARM 11 processor is very much 3D because there’s an SDRAM stacked on top of the processor. Why? … Continue reading
Last week, I quoted Ann Steffora Mutschler’s article about the information that Micron has revealed about it’s 3D Hybrid Memory Cube. Now that I’ve got the paper Micron presented at last week’s Hot Chips 23 conference, I’d like to explain … Continue reading
Agilent has created a 6-part video series titled “What’s Next For Memory Designs In 2012?” that’s well worth a look. There’s about 30 minutes of video total, chopped into 2-8 minute pieces that you’ll want to watch if you have any … Continue reading
Reading Richard Goering’s blog about the Cadence-Imec collaboration on 3D-IC design for test architecture—How Imec and Cadence “Wrapped Up” 3D-IC Test—gave me a strong sense of déjà vu all over again. (Never pass up a chance to quote the great … Continue reading
Dave Jones down in Australia loves to tear electronic products apart on video and while he’s certainly entertaining, he’s also very educational from a System Realization perspective. I never fail to learn at least one new thing from his unique … Continue reading
Most discussions of 3D packaging involve silicon chips with millions and millions of transistors. Billions in the case of memory chips. TI’s PowerStack 3D packaging skews all the way to the other end of the spectrum. The die packaged in … Continue reading
Just got an email from the GSA (www.gsaglobal.org) that it is working on a report titled “3D IC Architecture: A Natural Evolution” to be published in the second half of the year. Currently, the document is merely an abstract that … Continue reading
The Electronic Design Process Symposium (EDPS) held last week in Monterey devoted most of Friday to a discussion of 3D design. I’ll be devoting several EDA360 Insider blog entries to this important topic. Today’s entry summarizes the presentation by Rahul … Continue reading
Herb Reiter is the industry’s cheerleader for 3D assembly. He’s the president of his own company, EDA2 ASIC, and he’s a 3D consultant to the Global Semiconductor Alliance. Reiter has been trying to pull the industry into 3D mode for … Continue reading